0% found this document useful (0 votes)
235 views

Schematic AD9850

This document is a circuit diagram for an AD9850/1 digital to analog converter (DAC) chip. It shows the chip connections and external components. Key features include: - J1 connector selects between parallel or serial mode - J2 connector enables/disables a comparator for square wave output generation - J4 provides a sine wave output 2 - J3 connector controls the output amplitude either through an external potentiometer or internal resistor R1 - Optional interfaces are provided at J5, J6, J7 connectors

Uploaded by

olopez
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
235 views

Schematic AD9850

This document is a circuit diagram for an AD9850/1 digital to analog converter (DAC) chip. It shows the chip connections and external components. Key features include: - J1 connector selects between parallel or serial mode - J2 connector enables/disables a comparator for square wave output generation - J4 provides a sine wave output 2 - J3 connector controls the output amplitude either through an external potentiometer or internal resistor R1 - Optional interfaces are provided at J5, J6, J7 connectors

Uploaded by

olopez
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

1

J5

J6
D7
GND
W_CLK
FQ_UP
RESET
VCC
V-ADJ

7
6
5
4
3
2
1

J7
D6
D5
D4
D3
D2
D1
D0

7
6
5
4
3
2
1

CON7

VOUTWAVE2

7
6
5
4
3
2
1

CON7

WAVE1

WAVE3
WAVE4

CON7

J1
CON2

3
OUT
GND
2

C10
4.7P
U1
D3
D2
D1
D0

VCC

12K

1K

C6
22P

470NH

C11
5.6P

C12
1P

D3
D4
D2
D5
D1
D6
D0
D7
PGND
DGND
PVCC
DVDD
W_CLK RESET
FQ_UD
IOUT
RFCLOCK IOUTB
AGND
AGND
AVDD
AVDD
RSET
DACBP
VOUTVINP
VOUT+
VINN

28
27
26
25
24
23
22
21
20
19
18
17
16
15

J4
WAVE5

RESET

VCC

VCC

R10
100

C13

WAVE2
104
WAVE1
1K
D1
R13
VCC
472K

C15
104

2
1
CON2

R8

R12
105K

R9
200

D4
D5
D6
D7

V_REF
J2
CON2
2
1

R11
10K

C5
33P L3

390NH

AD9850/1

J3
CON2
1
2

C4
22P L2

390NH

1
2
3
4
10k
R4
5
6
10kVCC
R5
R3
W_CLK 7
100
FQ_UP 8
9
Y1
10
30/125MHz
11
VCC
R-SET
12
WAVE3 13
VCC
WAVE4 14
R2
R6

VCC
1
V-ADJ

R1
392

C3
22P L1

R7
200

1
2

C9
106

NC

VCC

C2
105

WAVE1

VCC
C1
104
C7
104
C8
104

LED

J5J6J7

J1

J2

R11
J4
2
J3
J5
R1AD9850/1DAC

A
Title
Size

Number

Revision

B
Date:
File:
1

23-Nov-2010
Sheet of
H:\ADI\ADI-DDS\DDS-AD9850-AD9851
Drawn By: \AD9850_1_V4\AD9850_1_SCH
6

You might also like