Scribd
Upload
23 views

Processor Design 5Z032: Interfacing Processors and Peripherals

This document discusses processor interfacing with peripherals and input/output (I/O) devices. It covers various topics related to I/O design including I/O performance factors, common I/O devices like disks and examples of their operation, I/O buses and different bus architectures, arbitration techniques for shared buses, and operating system techniques for I/O like polling, interrupts and direct memory access. The document emphasizes that I/O performance and design is often neglected but critically important as processors continue to get faster each year.

Uploaded by

Beencute Beencute
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
23 views

Processor Design 5Z032: Interfacing Processors and Peripherals

This document discusses processor interfacing with peripherals and input/output (I/O) devices. It covers various topics related to I/O design including I/O performance factors, common I/O devices like disks and examples of their operation, I/O buses and different bus architectures, arbitration techniques for shared buses, and operating system techniques for I/O like polling, interrupts and direct memory access. The document emphasizes that I/O performance and design is often neglected but critically important as processors continue to get faster each year.

Uploaded by

Beencute Beencute
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 11

Processor Design 5Z032

Chapter 8 Interfacing Processors and Peripherals


Henk Corporaal
Processor Design 5Z032 1

Topics

Introduction I/O how? I/O devices

Examples

Buses

Processor Design 5Z032

Introduction

I/O Design affected by many factors (expandability, cost, performance, standards, availability)

Performance:
access latency throughput connection between devices and the system the memory hierarchy the operating system

Processor Design 5Z032

Input-Output (I/O): how

Typical collection of I/O devices


Processor Interrupts

Cache

Memory I/O bus

Main memory

I/O controller

I/O controller

I/O controller

Disk
Processor Design 5Z032

Disk

Graphics output

Network
4

I/O

Important but neglected


The difficulties in assessing and designing I/O systems have often relegated I/O to second class status courses in every aspect of computing, from programming to computer architecture often ignore I/O or give it scanty coverage textbooks leave the subject to near the end, making it easier for students and instructors to skip it!

We wont be looking at I/O in much detail

Processor Design 5Z032

I/O example

Assume current application requires:


90 seconds CPU time 10 seconds I/O time

What will happen in 5 years if CPUs get faster 50% each year but I/O performance stays constant Answer:

CPU time reduces to 22 seconds I/O time increases from 10% to 45% !!!

Processor Design 5Z032

I/O Devices

Very diverse devices


behavior (i.e., input vs. output) partner (who is at the other end?) data rate
Device Keyboard Mouse Voice input Scanner Voice output Line printer Laser printer Graphics display Modem Network/LAN Floppy disk Optical disk Magnetic tape Magnetic disk Behavior input input input input output output output output input or output input or output storage storage storage storage Partner human human human human human human human human machine machine machine machine machine machine Data rate (KB/sec) 0.01 0.02 0.02 400.00 0.60 1.00 200.00 60,000.00 2.00-8.00 500.00-6000.00 100.00 1000.00 2000.00 2000.00-10,000.00
7

Processor Design 5Z032

I/O Example: Disk Drives

To access data:

seek: position head over the proper track (8 to 20 ms. avg.) rotational latency: wait for desired sector (.5 / RPM) transfer: grab the data (one or more sectors) 2 to 15 MB/sec

Platters

Tracks

Platter Sectors

RPM= rotations per minute

Track

Processor Design 5Z032

I/O Example: Buses

Shared communication link (one or more wires) Difficult design:


may be bottleneck length of the bus number of devices tradeoffs (buffers for higher bandwidth increases latency) support for many different devices cost

Types of buses:
processor-memory (short high speed, custom design) backplane (high speed, often standardized, e.g., PCI) I/O (lengthy, different devices, standardized, e.g., SCSI)

Synchronous vs. Asynchronous


use a clock and a synchronous protocol, fast and small but every device must operate at same rate and clock skew requires the bus to be short dont use a clock and instead use handshaking

Processor Design 5Z032

Some Example Problems


ReadReq Data 2 Ack DataRdy 2 4 4 5 7 6 1 3

Look at some examples from the text Performance Analysis of Synchronous vs. Asynchronous Performance Analysis of Two Bus Schemes

Processor Design 5Z032

10

Study from the book:

Bus Arbitration:
daisy chain arbitration (not very fair) centralized arbitration (requires an arbiter), e.g., PCI self selection, e.g., NuBus used in Macintosh collision detection, e.g., Ethernet

Operating system:
polling interrupts DMA

Performance Analysis techniques:


queuing theory simulation analysis, i.e., find the weakest link (see I/O System Design)

Processor Design 5Z032

11

You might also like