Axi
Axi
Agenda
Introduction Where AXI reside? Signals and Channels Read Burst Operation
Introduction
targeted at high-performance, high-frequency system designs
AXI bus interface provides high bandwidth between the processor, on-chip RAM, peripherals, and interfaces to external memory.
Confidential Information: Do not share or photocopy without prior written approval
Introduction
Variable-length bursts
Contd
From 1 to 16(AXI3) data transfers (called beats) per burst From 1 to 256(AXI4)
Bursts with a transfer size of 8-1024 bits Wrapping, incrementing, and fixed. Locked accesses
Channels
Write Address/Control
Contd
AWREADY
Write data
WREADY
AXI Master
Write Response
BREADY
AXI Slave
Read Address/Control
ARREADY
Read data
RREADY
Confidential Information: Do not share or photocopy without prior written approval
Write Channel
SIGNALS -SOU RCE AWID[3:0] ------- M AWADDR[31:0]- M AWLEN[7:0] AWSIZE[2:0] AWBURST[1:0] AWVALID -----AWREADY M M M M S
Prefix - AW
Prefix - B
BID[3:0] -----S
S
S M
Read Channel
Prefix - AR
Prefix - R
Write Operation
Note: data transfers only when valid = ready = 1
Read Operation
Note: data transfers only when valid = ready = 1
11
-------------------
Read request A is accepted Read request B is accepted via AR channel while data A(0) is transferred via R channel
Confidential Information: Do not share or photocopy without prior written approval
12
Transaction Structure
Burst Addressing
ADDRESS A11 A21 A31
DATA
D11
A21
13
14
---------------
Address structure
Burst Length no. of data transfers that can occur within each burst AWLEN/ARLEN[7:0] The burst length for AXI3 is defined as, Burst_Length = AxLEN[3:0] + 1 The burst length for AXI4 is defined as, Burst_Length = AxLEN[7:0] + 1,
15
Burst Size
ARSIZE/AWSIZE[3:0] Max no. of data bytes to transfer in each beat within a burst
16
Burst Type
ARBURST/AWBURST[1:0]: 3 types of bursts
Fixed Incrementing Wrapping
17
Locked Access
Normal access, AR(W)LOCK[1:0]=b00 Exclusive access, b01
Exclusive read Exclusive write If no intervening write to the address region, EXOKAY response. If not, OKAY response.
18
Out-of-Order Addressing
ADDRESS A11 A21 A31
RDATA
D31
Ordering by transaction ID
Master needs to finish data transfers with the same transaction ID in the order of request issue. Slave can handle data transfers with different transaction IDs out-of-order
Confidential Information: Do not share or photocopy without prior written approval
19
20
21
AXI Burst
One Address for entire burst
22
22
23
23
AXI Burst
AXI Burst
Simultaneous read, write transactions Better bus utilization
24
24
FOR MORE INFORMATIONS , REFER TO THE SPECs PROVIDED BY ARM. THEY ARE ALSO ATTACHED HERE IHI0022D_amba_axi_protocol_spec amba_axi4
THANK YOU
25
SUPPORTING SLIDES
26
AWID[3:0] AWADDR[31:0] AWLEN[7:0] AWSIZE[3:0] AWBURST[1:0] AWLOCK[1:0] AWCACHE[3:0] AWQOS AWREGION AWPROT[2:0] AWVALID AWREADY (S)
WID WDATA WSTRB WREADY WVALID WUSER WLAST BID BRESP BUSER BVALID BREADY
ARID[3:0] ARADDR[31:0] ARLEN[3:0] ARSIZE[3:0] ARBURST[1:0] ARLOCK[1:0] ARCACHE[3:0] ARQOS ARREGION ARPROT[2:0] ARVALID ARREADY (S)
BACK
BACK
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Write Interleaving
Interleaving rule
Data with different ID can be interleaved. The order within a single burst is maintained The order of first data needs to be the same with that of request Write Interleave Cability The maximum number of transactions that master can interleave
ADDRESS A11 A21 A31
DATA
D14
41
42
43
44
45
46
47