Scribd
Upload
14 views

Vlsi Lab Manual5

Uploaded by

Atit Patel
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
14 views

Vlsi Lab Manual5

Uploaded by

Atit Patel
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 4

VLSI TECHNOLOGY TITLE: Magnitude Comparator BATCH : Cx/C2 ROLL NO : 31 REG NO : 1030309142

TUTORIAL -1 DATE: / /2012

AIM: Design of four bit Magnitude Comparator 1) Using Structural Method:VHDL Program:library ieee; use ieee.std_logic_1164.all; entity COM is port (A0,A1,A2,A3,B0,B1,B2,B3 : inout bit; E,G,L : out bit); end COM; architecture test of COM is begin process(A0,A1,A2,A3,B0,B1,B2,B3) variable T1,T2,T3,T0 : bit; begin T3 := A3 xnor B3; T2 := A2 xnor B2; T1 := A1 xnor B1; T0 := A0 xnor B0; E <= T3 and T2 and T1 and T0;

G <= (A3 and ( not B3)) or (T3 and A2 and ( not B2)) or (T3 and T2 and A1 and (not B1)) or (T3 and T2 and T1 and A0 and (not B0)); L <= (( not A3) and B3) or (T3 and (not A2) and B2) or (T3 and T2 and (not A1) and B1) or (T3 and T2 and T1 and (not A0)and B0); end process; end test;

ATMIYA INSTITUTE OF TECHNOLOGY & SCIENCE 21

VLSI TECHNOLOGY COMPILATION REPORT:-

TUTORIAL -1

VECTOR WAVEFORM:-

2) Using Data Flow Method:ATMIYA INSTITUTE OF TECHNOLOGY & SCIENCE 21

VLSI TECHNOLOGY

TUTORIAL -1

VHDL Program:library ieee; use ieee.std_logic_1164.all; entity COM is port (A0,A1,A2,A3,B0,B1,B2,B3 : in bit; E,G,L : out bit); end COM; architecture test of COM is begin E <= ( A3 xnor B3) and (A2 xnor B2) and (A1 xnor B1) and (A0 xnor B0);
B3) and (A2 xnor B2) and A1 and (not B1)) or ((A3 xnor B3) and (A2 xnor B2) and ( A1 xnor B1) and A0 and (not B0));

G <= (A3 and ( not B3)) or ((A3 xnor B3) and A2 and ( not B2)) or ((A3 xnor

L <=

(( not A3) and B3) or ((A3 xnor B3) and (not A2) and B2) or ((A3 xnor B3) and(A2 xnor B2) and (not A1) and B1) or ((A3 xnor B3) and (A2 xnor B2) and ( A1 xnor B1) and (not A0)and B0);

end test; COMPILATION REPORT:-

VECTOR WAVEFORM:ATMIYA INSTITUTE OF TECHNOLOGY & SCIENCE 21

VLSI TECHNOLOGY

TUTORIAL -1

Conclusion:

Grade

Lab-In-Charge

H.O.D.

ATMIYA INSTITUTE OF TECHNOLOGY & SCIENCE 21

You might also like