0% found this document useful (0 votes)
280 views

4 Bit Ripple Carry Adder pRESentation

This document discusses the design process for a 4-bit ripple carry adder from the theoretical functionality level down to the transistor layout level. It begins by explaining how a 4-bit ripple carry adder functions by propagating carries. It then outlines the design process, starting with considering the adder at a system level and decomposing it into simpler units. The process continues through the architecture, circuit, and device levels before ending at the final transistor layout level. The overall goal is to show how to implement the 4-bit adder correctly and optimize its performance.

Uploaded by

fookyu
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
280 views

4 Bit Ripple Carry Adder pRESentation

This document discusses the design process for a 4-bit ripple carry adder from the theoretical functionality level down to the transistor layout level. It begins by explaining how a 4-bit ripple carry adder functions by propagating carries. It then outlines the design process, starting with considering the adder at a system level and decomposing it into simpler units. The process continues through the architecture, circuit, and device levels before ending at the final transistor layout level. The overall goal is to show how to implement the 4-bit adder correctly and optimize its performance.

Uploaded by

fookyu
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 9

4 Bit Ripple Carry Adder From Logic To Layout

Brian Carpenter

Xinwei, Wang
Ge, Qipeng Stephen Niland

OVERVIEW

Theoretical Functionality: Need to know how a 4-bit carry adder functions in order to design one. Design Processes: Transistor layout is a low level of abstraction. The adder must be considered at all of the proceeding abstraction levels first. The Final Product: Transistor Level Performance: The ability to perform correct binary addition is not the only important parameter of the finished product. Additional performance is relevant to realization. Conclusion: The overall process to be shown is a relevant exercise in microelectronics.

Theoretical Functionality of a 4 Bit Adder


What does it do? How does it do it

0+0=0 0+1=1 1+0=1 1+1=0 (with carry 1 to next more significant bit)

Why do we care?

Design Process

The final goal is to implement a 4 bit adder on the transistor layout level. Lowest level of abstraction. Hard to begin at this low level. Higher levels required first.

System Level

Design Process
A closer look at system level

Considering the 4 bit adder as a network of smaller, simpler units simplifies the task.

Design Process
Architecture Level Truth table derived from 1 bit adder implemented using digital logic units.

Design Process
Circuit level

CMOS technology can be used to implement the digital logic gates. Gate in Series = or gate In Parallel = and gate Pmos/Nmos = Inverter

Pull up

Pull down

Design Process
Device Level Only need to know how to construct n and p-mos using IC materials The transfer from the circuit level to the device level introduces a large amount of design variability. The design affects the overall performance of the circuit.

Following

Transistor layout of 4 bit ripple carry adder.


Performance
Does it work. How fast. Power.

You might also like