0% found this document useful (0 votes)
23 views

Inverter Layout Alternatives

The document discusses VLSI design layout examples for complex logic gates. It describes alternative inverter layouts and a stacked layout that works well for cascaded gates. It also discusses the line of diffusion rule for layouts where transistors form a line of diffusion intersected by poly, and the diffusion will be unbroken if identically labeled Euler paths can be found for the p and n trees. The document provides additional layout examples.

Uploaded by

Darshan Iyer N
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
23 views

Inverter Layout Alternatives

The document discusses VLSI design layout examples for complex logic gates. It describes alternative inverter layouts and a stacked layout that works well for cascaded gates. It also discusses the line of diffusion rule for layouts where transistors form a line of diffusion intersected by poly, and the diffusion will be unbroken if identically labeled Euler paths can be found for the p and n trees. The document provides additional layout examples.

Uploaded by

Darshan Iyer N
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 7

Principles of VLSI Design

Layout Examples

CMPE 413

Inverter layout alternatives:

Principles of VLSI Design

Layout Examples

CMPE 413

Complex Logic Gates

XNOR

A B Single unbroken line of diffusion not possible.

"Stacked layout" (on right): signals applied to multiple n- and p-transistors. Works well for cascaded gates.

Principles of VLSI Design

Layout Examples

CMPE 413

Complex Logic Gates Line of diffusion rule Transistors form a line of diffusion intersected by poly. Diffusion will be unbroken if identically labeled Euler paths can be found for the p and n trees: C B A C D I3 A D I1 I2 B For example, A-B-C-D works here (see previous slide). Let vertices represent source/drain connections. Let edges represent transistors. Z

VDD Z D I3 I1 GND C

B I2 A Z
3

Principles of VLSI Design

Layout Examples

CMPE 413

More Layout Examples

Principles of VLSI Design

Layout Examples

CMPE 413

More Layout Examples

Principles of VLSI Design

Layout Examples

CMPE 413

More Layout Examples

Principles of VLSI Design

Layout Examples

CMPE 413

More Layout Examples

You might also like