Xor Gate Beha - Modeling

The document describes VHDL code for an ex-OR gate using behavioral modeling. It defines an entity xor_1 with input ports o and p and output port q. The architecture contains a process that sets the output q to o if p is 0, and to not o if p is 1, implementing an ex-OR function. A truth table is included to demonstrate the expected input/output behavior.

Uploaded by

OP2R

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

396 views

Xor Gate Beha - Modeling

Uploaded by

OP2R

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

You are on page 1/ 1

ONLINE PLATFORM FOR PROGRAMMING AND RESEARCH (OP2R) EX-OR GATE VHDL CODE USING BEHAVIOURAL MODELING

library IEEE; use IEEE.STD_LOGIC_1164.ALL; ----------------------------------------------entity xor_1 is Port ( o, p : in STD_LOGIC; q : out STD_LOGIC); end xor_1; ----------------------------------------------architecture Behavioral_xor of xor_1 is begin ----------------process(o, p) begin if(p='0') then q<= o; else q<= not o; end if; end process; ----------------end Behavioral_xor; TRUTH TABLE: -

*\\ o and p are the input port to the and gate. *\\ q is output port to the and gate.

*\\ architecture of xor_1 entity begins. *\\ process (sensitivity list). After this statement all statement will be *\\ if (condition is true) then output (q) equal to o.

*\\ otherwise output (q) equal to not o.

*\\ end the architecture.

OUTPUT WAVEFORM: -

INFOOP2R.WIX.COM/OP2R

SR - To - T Flip Flop Conversion VHDL Code
No ratings yet
SR - To - T Flip Flop Conversion VHDL Code
2 pages
J-K - To - D Flip-Flop Conversion VHDL Code
No ratings yet
J-K - To - D Flip-Flop Conversion VHDL Code
2 pages
NAND Gate Beh - Modeling
No ratings yet
NAND Gate Beh - Modeling
1 page
Half Adder VHDL Code Using Dataflow Modeling
No ratings yet
Half Adder VHDL Code Using Dataflow Modeling
1 page
Binary To Excess 3 VHDL Code Using Structural Modeling
No ratings yet
Binary To Excess 3 VHDL Code Using Structural Modeling
1 page
Decoder VHDL Code Using Behavioural Flow Modeling
No ratings yet
Decoder VHDL Code Using Behavioural Flow Modeling
1 page
Xnor Gate Beha - Modeling
No ratings yet
Xnor Gate Beha - Modeling
1 page
VHDL Programs
100% (1)
VHDL Programs
30 pages
Half Adder VHDL Code Using Behavioural Modeling
100% (5)
Half Adder VHDL Code Using Behavioural Modeling
1 page
Half Subtractor VHDL Code Using Dataflow Modeling
No ratings yet
Half Subtractor VHDL Code Using Dataflow Modeling
1 page
Ripple Carry Adder VHDL Code Using Structural Modelling
0% (1)
Ripple Carry Adder VHDL Code Using Structural Modelling
1 page
Serial Binary Adder
No ratings yet
Serial Binary Adder
16 pages
S-R Flip Flop Using Behavioural Modeling
No ratings yet
S-R Flip Flop Using Behavioural Modeling
2 pages
Compare Diffusion and Ion Implantation Sol: Diffusion Ion Implantation
No ratings yet
Compare Diffusion and Ion Implantation Sol: Diffusion Ion Implantation
12 pages
Half and Full Adder Using VHDL
100% (3)
Half and Full Adder Using VHDL
16 pages
Full Adder VHDL
No ratings yet
Full Adder VHDL
52 pages
J-K Flip Flop Usig Behavioural Modeling
No ratings yet
J-K Flip Flop Usig Behavioural Modeling
2 pages
Digital Lab Cs 6211 VHDL Programs
No ratings yet
Digital Lab Cs 6211 VHDL Programs
13 pages
VHDL Design Units
No ratings yet
VHDL Design Units
20 pages
D Flip Flop - Structural Modeling
No ratings yet
D Flip Flop - Structural Modeling
2 pages
14EE490 - MC Lab Manual 2019 PDF
No ratings yet
14EE490 - MC Lab Manual 2019 PDF
57 pages
Chapter 5 Synchronous Sequential Circuit
100% (1)
Chapter 5 Synchronous Sequential Circuit
32 pages
8to1 Mux Using 4to1 Mux
100% (1)
8to1 Mux Using 4to1 Mux
5 pages
Allprob 08 N 2
No ratings yet
Allprob 08 N 2
11 pages
Booth Multiplier VHDL Code
50% (4)
Booth Multiplier VHDL Code
1 page
Xlinx - VLSI Practical Lab Manual
0% (1)
Xlinx - VLSI Practical Lab Manual
31 pages
VHDL Examples
No ratings yet
VHDL Examples
23 pages
VHDL Code For Full Adder
100% (1)
VHDL Code For Full Adder
5 pages
Digital Logic Design: VHDL Coding For Fpgas Unit 5
No ratings yet
Digital Logic Design: VHDL Coding For Fpgas Unit 5
34 pages
Mentor Graphics Procedure
No ratings yet
Mentor Graphics Procedure
49 pages
Sirisha Kurakula G00831237 Project
0% (1)
Sirisha Kurakula G00831237 Project
12 pages
Digital System Design Using VHDL Paper
No ratings yet
Digital System Design Using VHDL Paper
2 pages
Experiment 4 PCM
No ratings yet
Experiment 4 PCM
5 pages
Sample Eda Lab (Part-A) Manual: Simulation Output
No ratings yet
Sample Eda Lab (Part-A) Manual: Simulation Output
20 pages
Vlsi Lab 1
No ratings yet
Vlsi Lab 1
11 pages
Unit 3 - Week 2
No ratings yet
Unit 3 - Week 2
4 pages
Full Subtractor VHDL Code Using Data Flow Modeling
100% (1)
Full Subtractor VHDL Code Using Data Flow Modeling
1 page
Ecad Lab Manual
100% (3)
Ecad Lab Manual
55 pages
FET Push-Pull Balanced Modulator: FET - A Non-Linear Device That Exhibits Square-Law Properties and Produce Only
100% (1)
FET Push-Pull Balanced Modulator: FET - A Non-Linear Device That Exhibits Square-Law Properties and Produce Only
2 pages
Me Vlsi Lab Manual
No ratings yet
Me Vlsi Lab Manual
66 pages
EX. NO: 1 Date: Implementation of Basic Logic Gates in Fpga
No ratings yet
EX. NO: 1 Date: Implementation of Basic Logic Gates in Fpga
66 pages
Assignment 8 PDF
100% (1)
Assignment 8 PDF
9 pages
Vlsi Mini Project
100% (1)
Vlsi Mini Project
25 pages
Lab 05 To Perform Signal Companding in Simulink
No ratings yet
Lab 05 To Perform Signal Companding in Simulink
15 pages
Matlab To VHDL Code Tutorial
No ratings yet
Matlab To VHDL Code Tutorial
31 pages
MC Lab Keil and Proteus Based
No ratings yet
MC Lab Keil and Proteus Based
91 pages
Lab Manual With Procedure For Xilinx and Microwind
No ratings yet
Lab Manual With Procedure For Xilinx and Microwind
102 pages
All ARM Programmes
No ratings yet
All ARM Programmes
14 pages
Introduction To Cmos Vlsi Design: Circuits & Layout
No ratings yet
Introduction To Cmos Vlsi Design: Circuits & Layout
54 pages
VLSI Front End Lab Manual
No ratings yet
VLSI Front End Lab Manual
88 pages
File: Design of 8 To 3 Priority Encoder Using When Else - VHD
No ratings yet
File: Design of 8 To 3 Priority Encoder Using When Else - VHD
2 pages
VLSI Lab Manual
No ratings yet
VLSI Lab Manual
89 pages
EC8661-VLSI DESIGN LAB-116516724-vlsi Lab Manual PDF
No ratings yet
EC8661-VLSI DESIGN LAB-116516724-vlsi Lab Manual PDF
146 pages
VLSI Design
No ratings yet
VLSI Design
8 pages
Unit-1 (1) Draw and Explain The Internal Architecture of 8085
No ratings yet
Unit-1 (1) Draw and Explain The Internal Architecture of 8085
11 pages
Application-Specific Integrated Circuit ASIC A Complete Guide
From Everand
Application-Specific Integrated Circuit ASIC A Complete Guide
Gerardus Blokdyk
No ratings yet
Logic synthesis Standard Requirements
From Everand
Logic synthesis Standard Requirements
Gerardus Blokdyk
No ratings yet
OR Gate Beha - Modeling
No ratings yet
OR Gate Beha - Modeling
1 page
NOR Gate Beha - Modeling
No ratings yet
NOR Gate Beha - Modeling
1 page
Design and Simulation of Logic Gates Using VHDL
No ratings yet
Design and Simulation of Logic Gates Using VHDL
26 pages
Half Subtractor VHDL Code Using Structrucral Modeling
0% (3)
Half Subtractor VHDL Code Using Structrucral Modeling
2 pages
Half Adder VHDL Code Using Structrucral Modeling
100% (2)
Half Adder VHDL Code Using Structrucral Modeling
1 page
Half Subtractor VHDL Code Using Behavioural Modeling
No ratings yet
Half Subtractor VHDL Code Using Behavioural Modeling
1 page
Binary To Gray Converter VHDL Code Using Structural Modeling
67% (3)
Binary To Gray Converter VHDL Code Using Structural Modeling
1 page
Full Subtractor VHDL Code Using Structural Modeling
No ratings yet
Full Subtractor VHDL Code Using Structural Modeling
2 pages
Demux VHDL Code Using Behavioural Modeling
No ratings yet
Demux VHDL Code Using Behavioural Modeling
1 page
Full Adder VHDL Code Using Data Flow Modeling
No ratings yet
Full Adder VHDL Code Using Data Flow Modeling
1 page
Full Adder VHDL Code Using Structural Modeling
91% (11)
Full Adder VHDL Code Using Structural Modeling
2 pages
2's Complement VHDL Code Using Structrucral Modeling
No ratings yet
2's Complement VHDL Code Using Structrucral Modeling
2 pages
1's Complement VHDL Code Using Structrucral Modeling
No ratings yet
1's Complement VHDL Code Using Structrucral Modeling
1 page
2's Complement VHDL Code Using Data Flow Modeling
67% (3)
2's Complement VHDL Code Using Data Flow Modeling
1 page
1's Complement VHDL Code Using Dataflow Modeling
No ratings yet
1's Complement VHDL Code Using Dataflow Modeling
1 page
T Flip-Flop VHDL Code Using Behavioural Modeling
100% (1)
T Flip-Flop VHDL Code Using Behavioural Modeling
2 pages
SR - To - JK Flip Flop Conversion VHDL Code
No ratings yet
SR - To - JK Flip Flop Conversion VHDL Code
2 pages
And Gate Beh - Modeling
No ratings yet
And Gate Beh - Modeling
1 page