0% found this document useful (0 votes)
49 views

Prof. Vadursi Lez. 14 - Dso: Memory, E.T. Sampling and Probes

Uploaded by

sayed1234
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
49 views

Prof. Vadursi Lez. 14 - Dso: Memory, E.T. Sampling and Probes

Uploaded by

sayed1234
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 5

ELECTRONIC MEASUREMENTS Prof. Vadursi Lez. 14 DSO: MEMORY, E.T.

SAMPLING AND PROBES

DSO: MEMORY, E.T. SAMPLING AND PROBES

OUTLINE
Memory management Equivalent time (ET) sampling DSO specifications Probe compensation

MEMORY MANAGEMENT

Memory can be modeled as a circular buffer with N slots

After acquiring N samples: the (N+1)-th sample overwrites the 1-st the (N+2)-th sample overwrites the 2-nd

Assume that: N samples are already in memory at TO The user wants to stop acquisition after M post-trigger samples

Copyright Universit Telematica Internazionale UNINETTUNO

ELECTRONIC MEASUREMENTS Prof. Vadursi Lez. 14 DSO: MEMORY, E.T. SAMPLING AND PROBES

Choice of pre/post-trigger:
M = N full post-trigger M = O full pre-trigger M > N full post-trigger (post-trigger overwriting) M < O impossible!!

EQUIVALENT TIME (ET) SAMPLING

Standard sampling (aka single-shot or real-time) is the only possible for non-repetitive signals For repetitive signals, a sub-Nyquist sampling rate can be used (ET sampling)

Copyright Universit Telematica Internazionale UNINETTUNO

ELECTRONIC MEASUREMENTS Prof. Vadursi Lez. 14 DSO: MEMORY, E.T. SAMPLING AND PROBES
Exploits periodicity to avoid aliasing Synchronous ET sampling The signal period is known Sampling synchronized with trigger

Synchronous ET sampling
Asynchronous ET sampling The signal period is unknown Sampling independent from trigger Let T be the signal period and Tc the sampling period, then

P Tc = N + T Q

N, P, Q integers (P<Q)

Synchronous ET sampling
N = 1; P = 1; Q = 5

Asynchronous ET sampling

Tc,equiv. = T 5

Tc = 6 T 5

Copyright Universit Telematica Internazionale UNINETTUNO

ELECTRONIC MEASUREMENTS Prof. Vadursi Lez. 14 DSO: MEMORY, E.T. SAMPLING AND PROBES

Asynchronous ET sampling
The samples are finally re-ordered

DSO SPECIFICATIONS

Analog bandwidth V 20 log10 v = 3dB Vi

PROBE COMPENSATION

Vv = Vi 10

20

0, 7Vi

Sampling frequency Resolution/number of bits Number of effective bits

W=

Rin Vin Z1 Z1 = = 1 + j RinCeq VS Z1 + Z 2

Z2 =
Rs Cs = Rin Ceq

Rs 1 + j Rs Cs

W0 =

Vin Rin = W= VS DC RS + Rin

Copyright Universit Telematica Internazionale UNINETTUNO

ELECTRONIC MEASUREMENTS Prof. Vadursi Lez. 14 DSO: MEMORY, E.T. SAMPLING AND PROBES

Rs Cs > Rin Ceq Rs Cs < Rin Ceq

Copyright Universit Telematica Internazionale UNINETTUNO

You might also like