Scribd
Upload
152 views

STA Assignments

This document outlines seven problems for a static timing analysis assignment. The problems involve analyzing circuits to find setup and hold violations, determining required timing parameters, improving timing with buffers or registers, and calculating maximum clock frequencies. The document provides circuit diagrams and asks students to determine setup times, hold times, clock-to-Q delays, and how to increase clock frequencies through the use of buffers or registers.

Uploaded by

Tejas Dharani
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
152 views

STA Assignments

This document outlines seven problems for a static timing analysis assignment. The problems involve analyzing circuits to find setup and hold violations, determining required timing parameters, improving timing with buffers or registers, and calculating maximum clock frequencies. The document provides circuit diagrams and asks students to determine setup times, hold times, clock-to-Q delays, and how to increase clock frequencies through the use of buffers or registers.

Uploaded by

Tejas Dharani
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

STATIC TIMING ANALYSIS ASSIGNMENT

Problem 1: In the following Circuit, Find out whether there is any Setup Or Hold
Violation?







Problem2: In order to work correctly, what should be the Setup and Hold time at Input A
in the following Circuit. Also find out the maximum operating frequency for this circuit.
(Note: Ignore Wire delay). Where Tsu- Setup time; Thd-Hold Time; Tc2q- Clock-to-Q
delay







STATIC TIMING ANALYSIS ASSIGNMENT



Problem3: In the above Circuit, Try to improve the timing by adding any "buffer" or
"Register".



FIND OUT MAXIMUM CLOCK FREQUENCY
Problem 4




STATIC TIMING ANALYSIS ASSIGNMENT

Problem 5

Problem 6

Problem 7

You might also like