AN721 Impedance Matching For Transistors
AN721 Impedance Matching For Transistors
Application Note
AN721
Rev. 1, 10/2005
1. INTRODUCTION
Some graphic and numerical methods of impedance
matching will be reviewed here. The examples given will refer
to high frequency power amplifiers.
Although matching networks normally take the form of
filters and therefore are also useful to provide frequency
discrimination, this aspect will only be considered as a
corollary of the matching circuit.
Matching is necessary for the best possible energy
transfer from stage to stage. In RF-power transistors the
input impedance is of low value, decreasing as the power
increases, or as the chip size becomes larger. This
impedance must be matched either to a generator of
generally 50 ohms internal impedance or to a preceding
stage. Impedance transformation ratios of 10 or even 20 are
not rare. Interstage matching has to be made between two
complex impedances, which makes the design still more
difficult, especially if matching must be accomplished over
a wide frequency band.
Rp
IND.
f
f
fS
RF Application Information
Freescale Semiconductor
CAP.
LS
ZIN
fP
CC
CDE
RBB
CTE
RE
Where:
RE = emitter diffusion resistance
CDE,CTE = diffusion and transition capacitances of the
emitter junction
RBB = base spreading resistance
CC = package capacitance
LS = base lead inductance
fP
fS
2. DEVICE PARAMETERS
XP
AN721
1
4. MATCHING NETWORKS
In the following matching networks will be described by
order of complexity. These are ladder type reactance
networks.
The different reactance values will be calculated and
determined graphically. Increasing the number of reactances
broadens the bandwidth. However, networks consisting of
more than four reactances are rare. Above four reactances,
the improvement is small.
4.1 NUMERICAL DESIGN
4.1.1 Two-Resistance Networks
Resistance terminations will first be considered. Figure 4
shows the reactive L-section and the terminations to be
matched.
X2
R1
X1
R1
n
R2 =
n>1
R2
R1 - R2
= R1
n-1
3. OUTPUT LOAD
In the absence of a more precise indication, the output
load RL is taken equal to:
RL =
[VCC - VCE(sat)]2
X2 =
R2 (R1 - R2) = R1
n-1
1
At fo: X1 X2 = R1 R2
X1 and X2 must be of opposite sign. The shunt reactance is
in parallel with the larger resistance.
The frequency response of the L-section is shown in
Figure 5, where the normalized current is plotted as a
function of the normalized frequency.
2POUT
I2
Io
1.0
2
4
5
0.8 6
8
10
0.6
0.4
0.5
Qo = 1
4
5
6
8
10
Qo = 2
Qo = 3
0.7
0.9
1.1
1.3
1.5
f/fo LOWPASS fo/f HIGHPASS
X2
R1
X1
I2
R2
n = R1/R2
Qo = n 1
RF Application Information
Freescale Semiconductor
X1 = -
and
X2 =
R2
R1
f
f
R1 - R2
R2 (R1 - R2) =
fo
fo
=-
I2
where Io =
=
(n - 1)2
f 4
f
Xext
Xext = X2 Xint
Xint
R2
n-1
n-1
R1
fo
R1
R1
Xint
Xext =
Xext
X1 Xint
Xin X1
n
-2
f 2 + (n + 1)2
f
o
nE
, and is plotted in Figure 5 (Ref. (2)).
2 R1
R1
Zo(,L)
X2
R2
R1
X1
n-1
2 (f1 + f2)
f2 - f1
0.1
0.025
1.730
0.3
0.2
1.712
XINT
R2
or
R1
XINT
R2
(a)
R2
(b)
<n - 1
XC2 = R2
R1/R2
(Q2 + 1) -
XL =
R1
R2
QR1 + (R1R2/XC2)
Q2 + 1
AN721
RF Application Information
Freescale Semiconductor
POUT rel.
1.0
.9
.8
(b)
.7
.6
.5
.4
(a)
.3
.2
.1
0.2
0.4
0.6
0.8
1.0
RG
1.2
1.4
f/fo
Z()
RG
1.6
RL
RL
(a)
(b)
TRANSFORMATION RATIO n = 10
(b)
XL
XL1
Network (c):
XL2
XL1 = Q R1
R1
(c)
XC1
XC2
R2
R1
XC1
R2
XC2 = A R2
XC1 =
XL
XC2
R1
XC1
R2 > R1
R2
A
Q+B
A
R2
B
Q-A
R1 (1 + Q2)
R2
-1
B = R1 (1 + Q2)
-1
AN721
4
RF Application Information
Freescale Semiconductor
L1
R1
C1
R2
C2
C1
L2
Z
Z =
Z =
1+
R1
2 R12 C12
+ j
1+
R2
2 C22 R22
L1 -
1+
j2 C2 R22
x =
L1
C1 R12
R2(G2)
= R + jX
R
R1
-1
R22
jC1
1 + 2 C12 R12
+ jC2 -
2L22
G/R1 - G2
B = -
1 + 2 C12 R12
R2
Y = G + jB =
R R2 - R2
2C12R1
Y = G + jB =
R1
R1(G1)
C2
= R + jX
1 + 2 C22 R22
x =
x, x
Z
R12C1
2 R12 C12
jL2
R22
B = (1/kR2 - G)
+ 2L22
1/GR2 - 1
k =L2/C2R22
B
N
R
R2
R1
M
G or G
X = - X, R = R and
(f1)
G1
G2
B . B
a)
R1
c)
R1
X1
X3
X4
Z1
X1
R2
Z2
X2
R1
d)
X3
X4
X2
b)
R2
X1
R1
X4
X1
X3
X2
R2
X4
M
X3
R2
R1 = n.R2
RF Application Information
Freescale Semiconductor
n-1
, X2 = R1
Q2
R1
X3 =
n(
, X4 =
n - 1)
R1
2
4
0.65 1
8
10
1.35 1.46
16
1.73
(b)
0.316 j0.465
(1 + j1.47)
n-1
b1
0.28 j0.14
(2.8 + j1.4)
X1 X4 = R1 R2 = X2 X3
1 + j0
x2
n-1
0.316 j0
x4
0.1
NORMALIZED IMP.
NORMALIZED ADM.
b1
x2
R1
0.28 + j0.45
(1 j1.6)
(a)
b3
b3
0.1 + j0.147
Q1 (0.316
j4.65)
0
X1 =
Q2
0.1 + j0.16
Q1
(2.8 j4.5)
x4
Q =
R1 = 1
R2 = 0.1
X1 = 0.68
(
B1 = 1.47
X2 = 0.465
X3 = 0.215
(
B3 = 4.65
X4 = 0.147
Q1 = 1.6 = Q2
X2
(a)
R1
Q1 = Q2 = 1.47
X4
X1
X3
X2
(b)
R2
R1
X4
X1
X3
R2
n-1
X3 = 0.169
(
B3 = 5.9
X4 = 0.160
(a) X1 = 0.624
(
B1 = 1.6
X2 = 0.59
(a)
(b)
(b)
(a)
f/fo
.3 .4 .5 .6 .7 .8 .9 1 1.1
1.3
1.5
1.7
1.9
AN721
6
RF Application Information
Freescale Semiconductor
L2
REL. ATTEN.
2
1
0
1
2
3
4
5
6
7
8
9
10
L1
R2
(G2)
(a)
(b)
(a)
Y = G + jB =
f/fo
.4 .5 .6 .7 .8 .9 1 1.1
1.3
1.5
1.7
B =
R2
(G1)
C2
Y = G + jB =
(b)
C1
Y
R1
j(L1 1/c1)
R12 + (L1 1/c1)2
+ j C2 -
L2
R 22 + 2L 22
G
G2
R1
1
1
GR2
B = (1/kR2 G)
k =
L2
C 2 R 22
B
G2
G1
B
COMPENSATION NETWORK
(a)
R2
R1
(b)
C.N.
R2
R1
(c)
C.N.
R2
C.N.
R1 = n.R2
R1
AN721
RF Application Information
Freescale Semiconductor
1.0
n=4
0.9
0.8
0.7
0.6
0.8
1.0
1.2
1.4
o/
(a)
R1 = nR2
R2
R1
Z = R1 R2 = R2 n =
(b)
R2
R1
n
4
Z 1 = R 13 R 2
Z2
Z1
4
Z 2 = R1 R 2 3
R1
at A, R = R1 R2
A
Exponential lines
Exponential lines have largely frequency independent
transformation properties.
The characteristic impedance of such lines varies
exponentially with their length I:
Z = Zo ekl
ZIN
MATCHING
NETWORK
(LOSSLESS)
1.0
ZIN - Rg
ZIN + Rg
= 0, perfect matching,
= 1, total reflection.
The ratio of reflected to incident power is:
0.9
0.8
Pr
n=6
0.7
Pi
2
o/
0.6
0.8
1.0
1.2
= oln 1 d RC
1.4
= 2
Bode equation
AN721
8
RF Application Information
Freescale Semiconductor
ln
S=
RC
c
c RC
LOWPASS
BANDPASS
a max2
a min2
a max1
wc =
a min1
1
r=
L1
Ro
C2
QIN max =
dB
4
a 2
1
C 1
QIN max =
L3
C4
cL1
Ro
oL 1
Ro
R5
L 1
R5
Ro C
2
L 2
L1 = r.L1
C 1 =
C2 = r.C2
L 2 =
etc.
1
o2 L1
1
o 2 C2
n=2
0
0.1
1/Q
RF Application Information
Freescale Semiconductor
EQUIVALENT TO:
C
1/n2 1/n
C
1 1/n
a)
nC
n:1
nC
b)
(1 n)C
(n2 n)C
L(1/n2 1/n)
L(1 1/n)
C2
n:1
R = ZIN = CONSTANT vs. f.
R1
c)
L/n
L1C1 = L2C2
R
L
L1
R1 = R
b2 = 1/L1C1 = 1/L2C2
C1
L/n
Q2 = bL2/R = Q1 = bC1R
L
d)
L
1n
L
n2 n
b 2
1 + Q2 -
b
, where < b
b 2 - 1
Q=
a
b
b 2
a
AN721
10
RF Application Information
Freescale Semiconductor
Z0 = Rg/2
Rg
RL =
Rg
4
Cu
ISOLATION
35
66
Ribbon thickness
Electrical tape
EE3990
Permacel New
Brunswick
Cu
ISOLATION
4 (1 + cos 2I/)2
25 mm
35
Cu
in mm
15 22
10
61.5
68.5
AN721
RF Application Information
Freescale Semiconductor
11
Z - Rs
Z + Rs
Gs
1
SHORT
x=0
x= 1
+1
OPEN
x = 0.5
r =
i =
r =
INDUCTIVE
2 i
1 - g2 - b2
- 2b
(1 +
g)2
b2
Addition of
Chart
to be
Used
Series R
Series G
Series C (+ 1/jC)
ccw
Shunt C (+ jC)
cw
Series L (+ jL)
cw
Shunt L (+ 1/jL)
ccw
(r + 1)2 + x2
RECTANGULAR COORDINATES
(r + 1)2 + x2
r circles
x circles
Radius: 1/(1 + r)
Center at: r =
r
1+r
RECTANGULAR COORDINATES
Radius: 1/(1 + g)
CAPACITIVE
2x
CAPACITIVE
(1 + g)2 + b2
(1 - r)2 + i2
r2 + x2 - 1
(1 + r)2 + i2
r>0
x=
b=
INDUCTIVE
- 2 i
b circles
PLANE
Z
= z = r + jx
Rs
1 - r2 - i2
r=
(1 - r)2 + i2
b = 0.5
Y
= y = g + jb
Gs
1 - r2 - i2
g=
(1 + r)2 + i2
g circles
CAPACITIVE
x<0
1
PLANE
INDUCTIVE
x>0
x=1
r = 0.5
CAPACITIVE
b>0
g>0
i =
r=1
+1
OPEN
b=1
g=0
i
+1
r=0
b=0
1
SHORT
x = 0.5
INDUCTIVE
b<0
g=1
b = 1
Gs + Y
b = 0.5
g = 0.5
Gs - Y
Rs =
i
+1
r + j i
, i = 0
Radius: 1/x
Center at: r =1 , i = 1/x
Direction
Using
Curve of
Constant
RF Application Information
Freescale Semiconductor
1
Q2
2 i
x
=
r
1 - r2 - i2
r2 + i +
1
1 2
=1+
Q
Q2
or
2 x Pout
(28 - 3)2
40
= 15.6 ohms .
X
R
0.146
X
0.039
R=
1+
G =
R2
1+
R
R2 + X2
X2
X=
1
R
- B =
X2
1
X
0.212
LOAD IMPEDANCE
X
R2 + X2
R2
RFC
PARALLEL CAPACITANCE C2
L4
C1
Q
CIRCLE
(10)
L3
RFC
50
C0
1 + j1.75
(0.25 j0.42)
SERIES
INDUCTANCE L3
(x3)
50
C2
(b2)
0.039 + j0.39
(0.25 j2.5)
C5
SERIES
CAPACITANCE C1
(x1)
1 + j0
0.039 + j0.022
2N5642
C2 =
L3 = 16.8 nH
1
1
b2 =
(2.5 - 0.42) = 0.0416 mhos
50
50
C2 = 37.8 pF
AN721
RF Application Information
Freescale Semiconductor
13
1
= 50x1 = 50 1.75 = 87.5 ohms
C1
C1 = 10.4 pF
0 + j1
2 x Pout
100
60
= 1.67 ohms
0.212 + j0.146
12.5 V
1 + j0
C7
SERIES INDUCTANCE L4
(x4)
0.212 j0.4
(1 + j1.9)
PARALLEL CAPACITANCE C5
(b5)
RFC2
C6
RFC1
L4 = 24.8 nH
L2
1
1
C5 =
b5 =
1.9 = 0.038 mhos
50
50
C5 = 34.5 pF
C5
L3
T1
C4
C1
T2
50
50
C1 = 300 pF (chip)
L2 = 4.2 nH (adjust)
L3 = 8 nH (adjust)
C4 = 130 pF (chip)
C5 = 750 pF (chip)
C6 = 2.2 F
5. PRACTICAL EXAMPLE
30
PIN = 2 W
20
1W
POUT
10
0.5 W
MHz
0
118
124
128
132
136
Rp = 0.9 ohms
Cp = - 390 pF
AN721
14
RF Application Information
Freescale Semiconductor
Acknowledgments
PIN = 2 W
70
60
1W
50
40
6. LITERATURE
0.5 W
30
20
10
MHz
118
124
128
132
136
PIN = 2 W
10
1W
15
0.5 W
20
118
124
128
f
132
MHz
136
AN721
RF Application Information
Freescale Semiconductor
15
16
AN721
RF Application Information
Freescale Semiconductor