0% found this document useful (0 votes)
157 views11 pages2006
At frequency of 995 kHz, the circuit impedance is a) Resistive b) minimum c) Inductive d) capacitive. If each stage had gain of 10dS and noise figure of 1 OdB, then the overall noise figure of two-stage cascade amplifier will be.
Uploaded by
simplymeashishCopyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
157 views11 pages2006
At frequency of 995 kHz, the circuit impedance is a) Resistive b) minimum c) Inductive d) capacitive. If each stage had gain of 10dS and noise figure of 1 OdB, then the overall noise figure of two-stage cascade amplifier will be.
Uploaded by
simplymeashishCopyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
/ 11
Electronics ~ 2006-1 SetB
1
The value of © which gives the a
critical in
damping the given a
circuit is sue
a) 2F b) 4F ©) 8F d)4F
A series RLC circuit resonates at 3 MHz and has 3-dB bandwidth of 10
kHz, The Q of the circuit at resonance *
a) 30 by 300 c) 300 d) 3002
v2
The value of resistance R shown @
in the given figure is We S
me ®
a) 3.52 b) 252 312 4d) 459
At 3-dB frequencies, current in the series RLC circuit equal current at
Tesonance multiplied by
1 1 1 1
a> b)
)> )
V2 24 oR
Aseries RLC circuit resonates at 1000 kHz. At frequency of 995 kHz, the
circuit impedance is
a) Resistive b) minimum ©) Inductive d) capacitive
Ifeach stage had gain of 10dB and noise figure of 10dB, then the overall
noise figure of two-stage cascade amplifier will be
a) 10 b) 1.09 0) 1.0 4) 10.9
In Sigma delta ADC, high bit accuracy is achieved by
a) Over sampling and noise shaping _b) Over sampling
©) Under sampling d) None of the above
Let s(t) denote the delta function. The value of the integral
poc(Zh is
a)1 b)-4 00 %
Indian Space Research Organisation Page 1 of 11 Electronics - 2006-11
9
10. The z— transform of the signal
In=~]
2,n=0
An= fr
1,
In=2
0, otherwise,
a) 242-27 427 b) 2" 42-2427
©) 24227-27427 d) 242-2422
11 For the circuit shown in the given B
figure, the voltage Vag is tv sy
30: PR tien
+
a)6V b)10V 0) 25V d)40v
12. The equivalent capacitance
across ‘ab’ will be
a Ome = >
or ake
Te:
a) 0.2pF b) 0.4pF ©) 0.5pF do
13 . s,
‘The transfer function, 7(s) = —°— ig that ofa
Sta
a) Low-pass filter b) Noteh filter
©) High-pass filter 4) Band-pass filter
EA | Indian Space Research Organisation | Pee 2 0F1 Electronics - 2006-1 SetB
Coe current is made up of two components: a10:A deand'a
i
g
16
17
18
49
20
E
inusoidal current of peak value of 1.414 A. The average value of the
resultant current is
a) Zero b) 24.144 ©) 10A d) 14.14
By doubling the sampling frequency
a) Quantisation noise decreases by 3B
b) —__Quantisation noise density decreases by 3dB
©) Quantisation noise increases by 3dB
4) Quantisation noise density increases by 3dB
The output voltage (vo) of the
circuit shown in the given figure is fr
e.sv }
yj nI3v ow
a) Zero b)5.7V c)6.9V d) 12.6V
Assuming that only the X and Y logic inputs are available and their
complements ¥ and Yare not available, what is the minimum number
of two-input NAND gates requires to implement X ® Y?
a2 b)3 4 as
In the given network of AND %
and OR gates f canbe written = 7
as:
@) Xa Xt Xp eres Xa Xt Xone Ket KQX9 eevee Xn eeeeee Xm
db) XoXs# Xt Xs ttn. Xn
0) Xt Xt Xo tenes Xe
9) Xa Xt Xaeeveee Km + KANG RG esos Xn Fessee + Xn Krat +Xq
A Pulse train with a frequency of 1MHz is counted using a modulo 1024
ripple-counter built with J-K flip-flops. For proper operation of the
counter the maximum permissible propagation delay per flip-flop stage
is
a) 100 nsec b) 50 n sec c) 20 n sec d) 10 nsec
The A/D converter used in a digital voltmeter could be (1) successive
approximation type (2) Flash converter type (3) Dual slope converter
type. The correct sequence in the increasing order of their conversion
times is
a) 1,2,3 b) 21,3 03,21 4) 34.2
Page 3 of 11 Electronics - 2006-1 SetB
e The resolution of a DIA converter is approximately 0.4% of its full-scale
range. Itis
a) An 8-bit converter b) A 10-bit converter
©) A 12 bit converter 4) A 16 bit converter
22 In a microprocessor, the resister which holds the address of the next
instruction to be fetched is
a) Accumulator b) Program counter
©) Stack pointer 4) Instructor register .
23. In microcomputer, WAIT states are used to
@) Make the processor wait during a DMA operation
b) Make the processor wait during a power interrupt processing
© Make the processor wait during a power shutdown
4) Interface slow peripherals to the processor
24 Which of the following statements are correct
1. A flip-flop is used to store 4 bit of information
2. Race-around condition occurs in a J-K flip-flop when both the
inputs are 1
3. Master-slave configuration is used in flip-flops to store 2 bits of
information
4. A transparent latch consists of a D-type flip-flop
a) 1,2 and3 b) 1,3 and 4 ©) 1,2 and 4 4) 2,3 and 4
25 How many 1 ‘s are present in the binary representation of
3x512+7 x6445x 8437
a)8 b)9 c) 10 a4
26 For emitter-coupied logic, the switching speed is very high because
a) Negative logic, is used
b) The transistors are not saturated when conducting
c) Emitter-coupled transistors are used
d) Mutti-emitter transistors are used
27 The out put of the circuit shown below is
Output
1MHz
Oscillator
Divider
10°
2) A pulse train of duration 0.5 sec. b) A pulse train of duration 2 sec.
©)A pulse train of duration 1 sec. d) A pulse train of duration 5 sec,
28 Gray code for number 7 is
a) 1100 b) 1001 ©) 0110 4) 0100
10 bit AID converters, the quantization error is given by (in percent)
a)t b)2) 04 d) 0.2
~~ T
Indian Space Research Organisation | __ page 4 of 11 Electronics - 2006-11 Set-B
30
34
32
33
34
For the switch circuit, taking open 4 he,
as 0 and closed as 1, the A/|B C¢
expression for the circuit is Y. i
D
a) A+ (B4C) D b)A+BC+D
©) A(BC+D) d) None of these
The Boolean expression for the shaded area in
the Venn diagram is
x
Zz
a) x4+¥4+Z b) X¥Z+X¥Z 0) X4+¥+Z d) X¥Z+x¥
If the memory chip size is 256*1 bits, then the number of chips required
to make up 1K bytes of memory is
a) 32 b) 24 ©) 12 48
Given the decimal number — 19, an eight bit two’s complement
representation is given by
a) 11101110 b) 11101101) 11101100) None of these
The function shown in the figure * cap
when simplified will yield a result =» ¢D~ 9091
with oof: [o]ijo
ofo lal ofo
muha fofalo
wofo [af ofa
a) 2 terms b) 4 terms ©) 7 terms ¢) 16 terms
Indian Space Research Organisation | Page 5 of 11 Electronics - 2006-11
35
36
37
38
39
40
"1
42
43
The logic circuit given below co:
code Y,Y2Y; into
a) Excess -3 code
°) BCD code
inverts a binary ph r
b) Gray code
4) Hamming code
An electromagnetic wave incident ona perfect conductor is :
a) Entirely reflected
c) Partially transmitted
The VSWR is
a) 1:2 bat
Which of the following does not
a) TE waves
¢) TE waves and TM waves
The bandwidth required for QPS!
a) Twice the BW of BPSK
¢) Equal to FSK
Magic Tis
a) Four part junction
©) Three part junction
b) Fully transmitted
4) None of these
exist in waveguides
b) TM waves
d) TEM waves
K modulated channel is
b) Equal to BPSK
4) Half of the BW of BPSk
) Two part junction
d) Itis not junction Electronics - 2006-II Set-B
@
46
47
49
50
51
53
Diplexer is made of
a)-Only receive filter b) Only transmit filter
©) Only circulator a) ae receive filter and transmit
The gain G of an antenna of effective area A is given by
4nd by ont o=34 d) None
If the short circuit and open circuit impedance of a line are 5 and 200
respectively the characteristic impedance is given by
a) 100Q b) 10Q c) 150 d) 10000 Q
The input impedance of short circuited line of length / where
Al4<1
