Scribd
Upload
23K views

Lecture 1 - Multiplexer, ROM, PLA and PAL

This document discusses several digital system design concepts including multiplexers, ROM, PLA, and PAL. Specifically, it describes designing a 16 to 1 multiplexer, 3 bit BCD to Gray code converter using truth tables and Karnaugh maps, generating binary waveforms using ROM, designing a 7 segment display with ROM, binary to ASCII conversion with ROM, and implementing a full adder using a PAL.

Uploaded by

satishbojjawar1484
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
23K views

Lecture 1 - Multiplexer, ROM, PLA and PAL

This document discusses several digital system design concepts including multiplexers, ROM, PLA, and PAL. Specifically, it describes designing a 16 to 1 multiplexer, 3 bit BCD to Gray code converter using truth tables and Karnaugh maps, generating binary waveforms using ROM, designing a 7 segment display with ROM, binary to ASCII conversion with ROM, and implementing a full adder using a PAL.

Uploaded by

satishbojjawar1484
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 47

DIGITAL SYSTEM DESIGN

SATISH KASHYAP. B

www.satishkashyap.com

Design : Quad Multiplexer with Bus inputs and outputs

A 16 to 1 Multiplexer Implementation

4 - variable function using 8:1 MUX

4 - variable function using 4:1 MUX

4 - variable function using 2:1 MUX

Design a 3 bit BCD to Gray code converter BCD x1 x2 x3 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 GRAY z2 0 0 1 1 1 1 0 0

z1 0 0 0 0 1 1 1 1

z3 0 1 1 0 0 1 1 0

Design a 3 bit BCD to Gray code converter

Generate a sequence of four binary waveforms using ROM

Design a 7 Segment Display using ROM

Design a Binary to ASCII code converter using ROM

Designing Multiple Output Combinational Circuit using PLA

Design the following using PLA

Design 3 bit BCD to Gray code converter using PLA


BCD x1 0 0 0 0 1 1 1 1 x2 0 0 1 1 0 0 1 1 x3 0 1 0 1 0 1 0 1 z1 0 0 0 0 1 1 1 1 GRAY z2 0 0 1 1 1 1 0 0 z3 0 1 1 0 0 1 1 0

Practical Design

Full Adder implementation using PAL

Part of Logic Diagram for 16R4 PAL

You might also like