Scribd
Upload
141 views

It 2354

The document contains questions from an exam on embedded systems. It covers various topics related to embedded system design including processor architectures, memory systems, interprocess communication, scheduling algorithms, and design processes. Specifically, it asks about the clock frequency of an 8051 timer, challenges in embedded system design, stages of an ARM pipeline, when to use busy-wait versus interrupt-driven I/O, process scheduling states, cache memory systems, real-time scheduling, multi-state systems, emulators, debuggers, design examples and specification techniques.

Uploaded by

Nijin Vinod
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
141 views

It 2354

The document contains questions from an exam on embedded systems. It covers various topics related to embedded system design including processor architectures, memory systems, interprocess communication, scheduling algorithms, and design processes. Specifically, it asks about the clock frequency of an 8051 timer, challenges in embedded system design, stages of an ARM pipeline, when to use busy-wait versus interrupt-driven I/O, process scheduling states, cache memory systems, real-time scheduling, multi-state systems, emulators, debuggers, design examples and specification techniques.

Uploaded by

Nijin Vinod
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2011.

Sixth Semester Information Technology IT 2354 EMBEDDED SYSTEMS (Common to Computer Science and Engineering) (Regulation 2008) Time : Three hours Maximum : 100 marks Answer ALL questions. PART A (10 2 = 20 marks) 1. Find the timers clock frequency and its period for 8051. Assuming that XTAL = 11.0592 MHz. 2. What are the challenges in embedded computing system design? 3. What are the stages in an ARM pipeline? 4. When would you prefer to use busy-wait I/O over interrupt-driven I/O? 5. Define thread. 6. What is scheduling policy? Mention the scheduling states of a process. 7. What is the function of locator? 8. Write short notes on in-circuit-emulator. 9. List the levels of CMM. 10. What are the requirements for embedded system design? PART B (5 16 = 80 marks) 11. (a) Explain the major levels of embedded system design process with an example. (16) Or (b) Explain the instruction sets and condition codes of ARM processor with an example for each. (16) 12. (a) Explain the following memory systems : (i) Two-level cache (5) (ii) Direct-mapped cache (5) (iii) Set-associative cache. (6) Or (b) Draw a UML sequence diagram for copying characters from an input to an output device using interruptdriven I/O. The diagram should include the two devices and the two I/O handlers. (16) 13. (a) For the periodic processes given below, find a valid schedule (i) Using standard RMS, and (ii) Adding one unit of overhead for each context switch. (16) Process CPU time Dead line P1 2 30 P2 4 40 P3 7 120 P4 5 60 P5 1 15 Or (b) Explain the following : (i) Blocking interprocess communication (5) (ii) Nonblocking interprocess communication (5) (iii) Shared memory communication. (6) 14. (a) Explain the multi-state systems and function sequences. (16) Or (b) Explain the following : (i) ROM Emulators (8) (ii) Remote Debuggers. (8) 15. (a) (i) Explain the case study of Audio players. (8) (ii) Explain the design example of software modem. (8) Or (b) Explain the advanced techniques for specification with an example. (16)

You might also like