EC Forenoon New1
EC Forenoon New1
Aptitude
−1
1. log 5/7
x =
3
Find x.
Key: (2.74)
3
5 7 7
Exp: = x −1 3 ⇒ = x1 3 ⇒ ⇒ x = 2.74
7 5 5
2. Frog
(A) Croak (B) Roar (C) Hiss (D) Patter
Key: (A)
Exp: Frogs make ‘croak’ sound.
3. Synonym of ‘Educe’
(A) exert (B) educate (C) extract (D) extend
Key: (C)
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
1
EC-GATE-2015
6. Cube of side 3 unit is constructed using cube of side 1 unit. The ratio of no. of visible
faces to non-visible faces is
(A) 1:3 (B) 1:4 (C) 1:2 (D) 2:3
Key: (C)
Exp:
1 1 1
1 1 1
1
1 1 1 1
1
1 1 1
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
2
EC-GATE-2015
6 5 4
7 4 7 2 1
1 9 2 8 1 2 1
4 1 5 2 3
3 ? 3
Key: (3)
Exp: Middle number is the average of the numbers on both sides.
Average of 6 and 4 is 5
Average of (7+4) and (2+1) is 7
Average of (1+9+2) and (1+2+1) is 8
Average of (4+1) and (2+3) is 5
Therefore, Average of (3) and (3) is 3
Technical
f (x )
(C) 1
(D) None
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
3
EC-GATE-2015
Key: (B)
Exp: f(1) = e-x (x2+x+1)
f(0) = 1
f(0.5) = 1.067
For positive values of x, function never goes negative.
2. Vi
c
a +
+
Vin R
t
b− −
d
Which of the following represents output?
t
t
t
t
Key: (C)
Exp: The circuit can be re drawn as
a d
+ −
D1
+
Vo R
−
− +
b D2 c
D2
During positive pulse, both diodes are forward biased. So output pulse of +ve polarity is
produced. As polarity at ‘d’ and ‘c’ is given opposite to input terminals, hence +ve pulse
is inverted. During negative pulse, both diodes are reverse biased. So, V0 = 0V
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
4
EC-GATE-2015
V2 5A 4Ω 4Ω 2I V1
− −
5. In a lead-network, the feed forward path contain R parallel with C and transfer function is
s+2
given as G ( s ) = . The value of RC is __________.
s+4
Key: 0.5
s+2
Exp: Given G(s) =
s+4
1 1
Zero = 2 = =
τ RC
1 1
Pole = 4 = =
ατ RCτ
So, RC = 0.5
10 ( s + 1)
6. The polar plot of transfer function G ( s ) = for 0 ≤ ω ≤ ∞ will be in
s + 10
(A) First quadrant (B) Second quadrant
(C) Third quadrant (D) Fourth quadrant
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
5
EC-GATE-2015
Key: (A)
10 ( s + 1)
Exp: G (s) =
s + 10
Put s = jω
10 ( jω + 1)
G ( jω) =
( jω + 10 )
ω = 0, M = 1 < 0
ω = ∞, M = 10 < 0
jω
ω= ∞
σ
ω= 0 10
So, zero is nearer to imaginary axis. Hence plot will move clockwise direction.
It is first quadrant.
d 2 y 2dy
7. Differential equation is given + + y = 0 ; y (0) = y '(0) = 1 .
dt 2 dt
The output y(t) is
(A) (2+t)e-t (B) (1-2t)e-t (C) (2-t)e-t (D) (1+2t)e-t
Key: (D)
Exp: Differential equation is (D2+2D+1).y = 0
D2+2D+1 = 0⇒(D+1)2 = 0 ⇒ D = -1,-1
∴solution is y ( t ) = ( c1 + c 2 t ) e − t → C.F
⇒ y ' ( t ) = c 2 e − t + ( c1 + c 2 t ) ( −e − t )
y(0) = 1; y ' ( 0 ) = 1 gives c1 = 1 and c2+c1(-1) = 1⇒c2 = 2
∴ y(t) = (1+2t)e-t
Key: (A)
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
6
EC-GATE-2015
Exp: f (z) = z
= x − iy
u = x, v = − y
⇒ u x = 1and v x = 0
u y = 0 and v y = −1
⇒ u x ≠ v y i.e., C − R equations not satisfied
∴ z is not analytic
(B) z = 1 is a simple pole
z z z 1
∴Residue 2 at z = 1 is lim ( z − 1) . 2 = lim =
z − 1 z →1 z − 1 z →1 z + 1 2
2
(C) Since z is analytic everywhere
∫ z dz = 0
2
∴ Using Cauchy’s integral theorem,
C
4∠0° j2Ω RL
Key: 1.66
4× 2j
Exp: VTh (rms) = = 2 2∠45 ; VTh (mq) = 2∠4
2 + 2j
ZTh = 2 || 2 j = 1 + j
R L = Zth = 2 Ω
Maximum power transfer to RL is
2
2 2 2∠45°
Pmax = I × RL = × 2 =1.66W
2 +1+ j
10.
R R
R R R
R
R R
R eq
R
R R
R R R R
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
7
EC-GATE-2015
Key: 100
Exp:
R R R R
2 2
R R
R R R R
R eq 2 2
By bridge condition
2R R R 2R
R eq
R eq = R = 100Ω
3
1 4 1 2
11. If matrix 2 is eigen vector of the matrix P 2 1 , then value of P is _______.
3 14 −4 10
Key: 17
4 1 2 1
Exp: AX = λX ⇒ P 2 1 = λ 2
14 −4 10 3
12 λ
⇒ P + 7 = 2λ ⇒ λ = 12 − − − − − (1)
36 3λ
2λ = P + 7 − − − − − ( 2)
and 3λ = 36 i.e., λ = 12
∴ Equation ( 2 ) gives P + 7 = 24 ⇒ P = 17
12. Find the value of K so that point ( −1 + j2 ) lies on root locus of unity feedback system
K (s + 4)
whose open loop transfer function is given by GH =
( s + 8) (s2 − 9)
Key: 25.5
Exp: By magnitude condition
G ( s ) H ( s ) s =−1+ 2 j = 1
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
8
EC-GATE-2015
k 2j+ 3
So, =1
7 + 2 j 2 + 2 j −4 + 2 j
20 8 53
K=
13
= 25.5
So K value is = 25.5
15.
j0.5
× ×
−0.5 4 0.5
× ×
− j0.5
Zeros of multiplicity 4.
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
9
EC-GATE-2015
Figure above shows pole zero location in z-plane of a system. The impulse response of
the system is h[n]. If h[0] = 1, then
(A) h[n] is real for all ‘n’
(B) h[n] is imaginary for all ‘n’
(C) h[n] is real for even ‘n’
(D) h[n] is imaginary for odd ‘n’.
( )
The function f M(a, b,c), M(a, b, c),c is realized by
(A) 3-input XOR gate (B) 3-input XNOR gate
(C) 3-input OR gate (D) 3-input AND gate
Key: (A) and (B)
Exp: M ( a, b,c ) = ab + bc + ac = ∑ m ( 3,5,6,7 )
M ( a, b,c ) = ∑ m ( 0,1,2, 4 ) = X ( let say for simplicity )
M a, b,c = ab + bc + ac = ∑ m ( 2, 4,6,7 ) = Y ( let )
( )
c = ∑ m (1,3,5,7 ) = z ( let )
( )
f M ( a, b,c ) , M a, b,c ,c =
= f ( x, y,z ]
= xy + yz + zx
= ( ∑ m ( 0,1,2, 4 ) ) ( ∑ m ( 2, 4,6,7 ) ) + ( ∑ m ( 2, 4,6,7 )∑ m (1,3,5,7 ) )
+ ∑ m (1,3,5,7 ) ∑ m ( 0,1,2, 4 )
= ∑ m ( 2,4 ) + ∑ m ( 7 ) + ∑ m (1)
∵ AND operater is like intersection
= ∑ m (1, 2, 4,7 )
OR operator is like union
= A ⊕ B ⊕ C = A B C ( standard result )
Both options ( A ) and ( B ) are correct
k
17. The open loop transfer function is G(s) = for unity negative feedback
s(s + 1)(s + 3)
system.
The value of gain k (>0), at which root locus crosses the imaginary axis is ______.
Key: 12
k
Exp: C.E is1 + =0
s ( s + 1)( s + 3)
s3 + 4s 2 + 3s + k = 0
By using Routh Table, s1 row should be zero. For poles to be on imaginary axis
12 − k
= 0 ; k should be 12.
4
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
10
EC-GATE-2015
I2 I1
V2 V1
Key: -19.2
VBE 2 ηVT
Exp: I 2 = IS e
VBE2 = V2
VBE1 ηVT
I1 = IS e
VBE = V1
V1 − V2
I1 ηVT
=e
I2
50 + 273
VT ( at 50°C ) = = 27.8 mV
11,600
V −V
1 1 2
= e 27.8m
2
V1 − V2 = −19.2 mV
19. Propagation delay of each gate is 10nsec in below circuit. Initially (at t<0): A=0, B=1,
C=0. Suppose at t=0 inputs flip as: A=1, B=0, C=1, then for how much duration output z
will remain high? _______ nsec
A
B Z
C
Key: 20
Exp:
A Y
Z
B
X
C
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
11
EC-GATE-2015
C
t=0
→ The logic to solve this question is first obtain X, Y waveform and using this obtain Z.
→ To obtain X, initially assume delay of NOT gate is 0 and draw its waveform and
finally shift it by 10nsec to obtain actual X. Similar procedure to be followed for
obtaining Y and Z i.e., first draw waveform with 0 delay and at the end shift by the
amount of delay given in question.
→ X = B ( with 0 delay ) B
t=0
B
t=0
B
( with delay ) t = 10 n sec
→ Y = B.A
A
t =0
B
t = 10
( with delay )
Y = AB
( without delay ) t = 10nsec
Y=B
( with delay ) t = 20n sec
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
12
EC-GATE-2015
( )
→ z = AB ⊕ C
AB
t = 20
C t = 10 t = 20
t =0
Z
( without delay ) t =0 10 20
Z
( with delay ) 0 10 20 30
Clearly we can say that output is high during 10 nsec to 30 nsec i.e. a duration of 20
nsec
Even though procedure seems to be lengthy but it is pretty systematic and we don’t
have to think much so that we may stuck somewhere.
y(t)
x(t) Amplifier B.P.F o u tp u t
f (in Hz)
− 1700 − 700 700 1700
f
−w w
13
EC-GATE-2015
Key: 350
Exp: y(f )
2400 − 2w 2400 + 2w
21. A 4 bit D / A converter. The analog value corresponding to digital signals of values
0000 and 0001 are 0V & 0.0615V respectively. The analog value (in Vots)
corresponding to digital signal 1111 is ________.
Key: 0.9225
Exp: Analog output = [Resolution] × [Decimal equivalent of Binary]
= (0.0615) (15) = 0.9225V
22. f ( x ) = 1 − x 2 + x 3 is defind in closed interval [ −1,1]. The value of x, in the open interval
for which the mean value theorem is satisfied is,
(A) − 1 (b) − 1 (C) 1 (D) 1
2 3 3 2
Key: (B)
Exp: By Lagrange’s mean value theorem
f (1) − f ( −1) 2
f '( x ) = = =1
1 − ( −1) 2
2
-2x+3x = 1
3x2-2x-1 = 0
So x = 1, -1/3
x= -1/3 only lies in (-1,1)
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
14
EC-GATE-2015
23. In circuit shown below at resonance, the amplitude of the sinusoidal voltage (in Vots)
across the capacitor is _______.
4Ω 0.1mH
10 cos ωt ~ µF
Key: (25)
Exp: VC = QV∠ − 90°
ω0 L 1 L 10
Q= = = = 2.5
R R C 4
VC = 25∠-90°
|VC | = 25V
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
15
EC-GATE-2015
26. For the discrete system shown, the poles of the system are located at
X[n] + + Y[n]
1 5
− 6
6
Z−1 Z−1
1 1 1 1
(A) 2,3 (B) ,3 (C) , (D) 2,
2 2 3 3
Key: (C)
Exp:
Y(z) 1 z2
= H(z) = =
X(z) 5 z −2 5
z2 − z +
1
1 − z −1 +
6 6 6 6
z2
=
1 1
z − z −
2 3
1 1
So, poles are z = , z = .
2 3
27. The built in potential of an abrupt p-n junction is 0.75V. If its junction capacitance (CJ) at
a reverse bias (VR) of 1.25 V is 5 pF, then the value of CJ (in pf) when VR=7.25V is
______.
Key: (2.5)
1
Exp: Cj ∝
Vbi + VR
C2 j Vbi + VR1
=
C1j Vbi + VR 2
2 C1 j
C 2 j = C1j = = 2.5 pF
8 2
So, answer is 2.5
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
16
EC-GATE-2015
28. The max area (in sq units) of a rectangle whose vertices lie on the ellipse x 2 + 4y 2 = 1 is
_________.
Key: 1
Exp: rectangle
o ellipse
Let 2x, 2y be the length, breadth respectively of the rectangle inscribed in the ellipse
x 2 + 4y 2 = 1, then
Area of the rectangle (2x) (2y) i.e., 4xy
2
Consider, f = ( Area )
= 16x 2 y 2
1− x2
= 4x 2 (1 − x 2 ) ∵ y 2 =
4
1
f ' ( x ) = 0 ⇒ x (1 − 2x 2 ) = 0 ⇒ x =
2
1 1
∴ y2 = ⇒y=
8 8
1
f '' ( x ) = 8 − 48x 2 < 0 when x =
2
1
⇒ f is maximum at x =
2
1 1
∴ Area is maximum and the maximum area is 4 i.e., 1
2 8
29. A 16kb (=16,384 bit) memory array is designed as a square with as aspect ratio of one
(no. of rows= no. of columns). The minimum no. of address lines needed for the row
decoder is _______.
Key: 7
Exp: Generally the structure of a memory chip = Number of Row × Number of column
= M×N
→ The number of address line required for row decoder is n where M = 2n or
n = log2M
→ As per information given in question : M = N
So M×N = M×M = M2 = 16k = 24×210
⇒ M2 = 214
⇒ M = 128
→ n = log2128 = 7
Disclaimer – This paper analysis and questions have been collated based on the memory of some students who
appeared in the paper and should be considered only as guidelines. GATEFORUM does not take any responsibility for
the correctness of the same.
17