www.alljntuworld.

in

JNTU World

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

or

ld

COURSE: LINEAR AND DIGITAL IC APPLICATIONS

JN
TU

LECTURE NOTES

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

INDEX
S. NO.

CONTENT

PAGE NO.

UNIT I: INTEGRATED CIRCUITS

3-7

UNIT II: CHARACTERISTICS OF

8 - 10

OP-AMP
UNIT III: APPLICATIONS OF OPAMPS
UNIT

IV:

TIMERS

LOCKED LOOPS
5
6

PHASE

UNIT V: ACTIVE FILTERS

UNIT

VI:

COMBINATIONAL

LOGIC DESIGN
7

&

19 - 25

or

11 - 18

ld

UNIT VII: SEQUENTIAL LOGIC

26 32
33 35
36 41

DESIGN
UNIT

VIII:

PROGRAMMABLE

42 - 47

LOGIC DEVICES AND MEMORIES

JN
TU

Page 2

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

or

ld

www.alljntuworld.in

UNIT I

JN
TU

INTEGRATED CIRCUITS

Page 3

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

1.1 INTEGRATED CIRCUITS

An integrated circuit (IC) is a miniature, low cost electronic circuit consisting of active and
passive components fabricated together on a single crystal of silicon. The active components
are transistors and diodes and passive components are resistors and capacitors.
1.2 Advantages of integrated circuits
1. Miniaturization and hence increased equipment density.
2. Cost reduction due to batch processing.

ld

3. Increased system reliability due to the elimination of soldered joints.

4. Improved functional performance.
5. Matched devices.

7. Reduction in power consumption

or

6. Increased operating speeds.

JN
TU

Depending upon the number of active devices per chip,there are different levels of integration

1.3 IC Package Types

The op-amp ICs are available in various packages. The IC packages are classified as,
1. Metal Can

2. Dual In Line
3. Flat Pack

1.4 Metal Can package:

Page 4

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

ld

1.5 Dual- in- Line Package:

or

1.6 Flat Pack:

JN
TU

1.7 DIFFERENTIAL AMPLIFIER:

The differential amplifier consists of two symmetrical common-emitter sections and is

capable of amplifying the difference between two input signals. The differential amplifier can
amplify ac as well as dc input signals because it employs direct coupling.
There are four types of differential amplifier configurations:
(a)The dual Input, Balanced output differential amplifier
DC Analysis------ IE =VEE - VBE/2RE,
VCE=Vcc+ VBE-RcIc

AC Analysis------- Ad=RC/re

Ri1= Ri2=2acre
R01=R02=Rc

(b)The dual input, unbalanced output differential Amplifier

DC Analysis--------- IE =VEE - VBE/(2RE+Rin/dc)
VCE=Vcc+ VBE-RcICQ
Page 5

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

AC Analysis---------- Ad=RC/2re
Ri1= Ri2=2acre
R 0 = Rc
(c) The single input, balanced output differential Amplifier
DC Analysis ---------IE =VEE - VBE/(2RE+Rin/dc)
VCE=Vcc+ VBE-RcICQ
Ri=2acre
R01=R02=Rc

ld

AC Analysis---------- IE =VEE - VBE/(2RE+Rin/dc)

(d)The single input, unbalanced output differential Amplifier

or

DC Analysis--------- IE =VEE - VBE/(2RE+Rin/dc)

VCE=Vcc+ VBE-RcICQ
AC Analysis--------- Ad=RC/2re
Ri=2acre

Rc

JN
TU

R0=

Page 6

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

or

ld

www.alljntuworld.in

1.8 Cascade Differential Amplifier Stages:

In cascaded differential amplifier, the output of the first stage is used as an input for the second
stage, the output of the second stage is applied as an input to the third stage, and so on. Because

JN
TU

of direct coupling between the stages, the operating point of succeeding stages changes

Page 7

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

or

ld

www.alljntuworld.in

UNIT-II

JN
TU

CHARACTERISTICS OF OP-AMP

Page 8

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

2.1 Ideal OP-AMP

An ideal OP-AMP would have the following characteristics:

1. The input resistance RIN would be infinite

2. The output resistance ROUT would be zero
3. The voltage gain, VG would be infinite
4. The bandwidth (how quickly the output will follow the input) would be infinite

not zero it is said to have an offset)

2.2. Block diagram of op-amp:

2.3 Op-amp 741:

or

The block diagram of IC op-amp is as shown in figure

ld

5. If the voltages on the two inputs are equal than the output voltage is zero ( If the output is

The IC 741 is high performance monolithic op-amp IC .It is available in 8 pin, 10 pin or 14
pin configuration. It can operate over a temperature of -55 to 125 centigrade.op-amp 741

JN
TU

equivalent circuit is as shown in figure.

Page 9

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

2.4 Features of IC-741

i.

No frequency compensation required.

ii.

Short circuit protection provided.

iii.

Offset voltage null capability.

iv.

Large common mode and Differential voltage range.

v.

No latch up.

ld

2.5 PSRR:

PSRR is Power Supply Rejection Ratio. It is defined as the change in the input offset voltage

due to the change in one of the two supply voltages when other voltage is maintained

or

constant. Its ideal value should be Zero.

2.6 Slew Rate:

The maximum rate of change of output voltage with respect to time is called Slew rate of the

It is expressed as, S =

Op-amp.
max and

measured in V/sec.

The Slew rate equation is, S = 2fVm V/sec

JN
TU

2.7 Frequency compensation technique:

In application where one desires large bandwidth and lower closed loop gain, suitable
compensation technique are used: Two types of compensation techniques are used
1. External compensation
2. Internal compensation

Page 10

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

or

UNIT III

ld

www.alljntuworld.in

JN
TU

APPLICATIONS OF OP-AMPS

Page 11

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

3.1 OPERATION AMPLIFIER

An operational amplifier is a direct coupled high gain amplifier consisting of one or more
differential amplifiers, followed by a level translator and an output stage. It is a versatile
device that can be used to amplify ac as well as dc input signals & designed for computing
mathematical functions such as addition, subtraction ,multiplication, integration &

ld

differentiation

or

3.2 Op-amp symbol

3.3 Ideal characteristics of OPAMP

1. Open loop gain infinite

JN
TU

2. Input impedance infinite

3. Output impedance low
4. Bandwidth infinite

5. Zero offset, ie, Vo=0 when V1=V2=0

3.4 Inverting Op-Amp

Page 12

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

3.6 DC characteristics

3.6.1 Input offset current

or

ld

3.5 Voltage follower

The difference between the bias currents at the input terminals of the op- amp is called as
input offset current. The input terminals conduct a small value of dc current to bias the input

JN
TU

transistors. Since the input transistors cannot be made identical, there exists a difference in
bias currents

3.6.2 Input offset voltage

A small voltage applied to the input terminals to make the output voltage as zero when the
two input terminals are grounded is called input offset voltage

3.6.3 Input bias current

Input bias current IB as the average value of the base currents entering into terminal of an opamp

Page 13

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

3.7 AC characteristics

or

ld

3.7.1 Frequency Response

3.7.2 HIGH FREQUENCY MODEL OF OPAMP

3.7.2.1. Need for frequency compensation in practical op-amps

Frequency compensation is needed when large bandwidth and lower closed loop gain is
desired.

Compensating networks are used to control the phase shift and hence to improve the
stability

JN
TU

3.7.2.2. Frequency compensation methods

Dominant- pole compensation

Pole- zero compensation

3.7.2.3. Slew Rate

The slew rate is defined as the maximum rate of change of output voltage caused by a step
input voltage.

An ideal slew rate is infinite which means that op-amps output voltage should change
instantaneously in response to input step voltage

3.8 Instrumentation Amplifier

In a number of industrial and consumer applications, the measurement of physical quantities
Page 14

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

is usually done with the help of transducers. The output of transducer has to be amplified So
that it can drive the indicator or display system. This function is performed by an

or

ld

instrumentation amplifier

3.9 Features of instrumentation amplifier

1. high gain accuracy
2. high CMRR

JN
TU

3. high gain stability with low temperature co- efficient

4. low dc offset

5. low output impedance

3.10 Differentiator

The circuit which produces the differentiation of the input voltage at its output is

called differentiator. The differentiator circuit which does not use any active device is called
passive differentiator. While the differentiator using an active device like op-amp is called an
active differentiator.

Page 15

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

ld

www.alljntuworld.in

JN
TU

or

3.11 Integrator:

3.12 Differential amplifier:

This circuit amplifies only the difference between the two inputs. In this circuit there are two

Page 16

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

resistors labeled R

JNTU World

IN

Which means that their values are equal. The differential amplifier

amplifies the difference of two inputs while the differentiator amplifies the slope of an input

or

ld

3.13 Summer:

3.14 Comparator:

A comparator is a circuit which compares a signal voltage applied at one input of an op- amp

JN
TU

with a known reference voltage at the other input. It is an open loop op - amp with output.

3.15 Applications of comparator:

1. Zero crossing detector
2. Window detector

3. Time marker generator

4. Phase detector

Page 17

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

3.15 Triangular wave Generator:

The output of the integrator is triangular if the input is a square wave. This means that
a triangular wave generator can be formed by simply connecting an integrator to the square
wave generator.

ld

3.17 Square wave generator:

Square wave outputs are generated when the op-amp is forced to operate in the

saturated region. That is, the output of the op-amp is forced to swing repetitively between

JN
TU

running or Astable mutivibrator

or

positive saturation and negative saturation. The square wave generator is also called as free-

Page 18

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

JN
TU

or

ld

www.alljntuworld.in

UNIT IV

TIMERS & PHASE LOCKED LOOPS

Page 19

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

4.1 555 Timer:

The 555 timer is an integrated circuit specifically designed to perform signal generation and
timing functions. IC NE/SE 555 is a highly stable device for generating accurate time delays.
Commercially, this IC is available in 8-pin circular, TO-99 or 8-pin DIP or 14-pin DIP
packages.

ld

The salient features of 555 Timer ICs are:

Compatible with both TTL and CMOS logic families.
The maximum load current can go up to 200 mA.
The typical power supply is from +5V to +18 V

or

JN
TU

Pin diagram of 555 timer is as shown in figure:

4.2 Features of 555 Timer Basic blocks

1. It has two basic operating modes: monostable and astable
2. It is available in three packages. 8 pin metal can , 8 pin dip, 14 pin dip.
3. It has very high temperature stability

4.3 Applications of 555 Timer

1. astable multivibrator
2. monostable multivibrator
3. Missing pulse detector
4. Linear ramp generator

Page 20

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

5. Frequency divider
6. Pulse width modulation
7. FSK generator
8. Pulse position modulator
9. Schmitt trigger

ld

4.4 Multivibrator
Multivibrators are a group of regenerative circuits that are used extensively in timing

applications. It is a wave shaping circuit which gives symmetric or asymmetric square output.

4.4.1 Monostable multivibrator

or

It has two states either stable or quasi- stable depending on the type of multivibrator

Monostable multivibrator is one which generates a single pulse of specified duration in

response to each external trigger signal. It has only one stable state. Application of a trigger
causes a change to the quasi- stable state.An external trigger signal generated due to charging

JN
TU

and discharging of the capacitor produces the transition to the original stable state

4.4.2 Astable multivibrator

Astable multivibrator is a free running oscillator having two quasi- stable states. Thus, there
is oscillations between these two states and no external signal are required to produce the in
state Bistable multivibrator is one that maintains a given output voltage level unless an
external trigger is applied . Application of an external trigger signal causes a change of state,

Page 21

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

and this output level is maintained indefinitely until an second trigger is applied. Thus, it

4.4.3 Bistable multivibrator

or

ld

requires two external triggers before it returns to its initial state

Bistable multivibrator is one that maintains a given output voltage level unless an external
trigger is applied . Application of an external trigger signal causes a change of state, and this
output level is maintained indefinitely until an second trigger is applied. Thus, it requires two

JN
TU

external triggers before it returns to its initial state

4.5 Astable Multivibrator or Relaxation Oscillator

Page 22

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

or

ld

4.5.1 Equations for Astable Multivibrator

JN
TU

4.6 Monostable (One-Shot) Multivibrator

Page 23

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

or

ld

www.alljntuworld.in

4.6.1 Notes on Monostable Multivibrator:

Stable state: vo = +Vsat, VC = 0.6 V

select RiCi # 0.1RfC.

Transition to timing state: apply a -ve input pulse such that |Vip| > |VUT|; vo = -Vsat. Best to
Timing state: C charges negatively from 0.6 V through Rf. Width of timing pulse is:Stable
state: vo = +Vsat, VC = 0.6 V

Transition to timing state: apply a -ve input pulse such that |Vip| > |VUT|; vo = -Vsat. Best to

JN
TU

select RiCi # 0.1RfC . Timing state: C charges negatively from 0.6 V through Rf.
o

= +Vsat; circuit is not ready for retriggering until VC = 0.6 V. The

recovery time tp. To speed up the recovery time, RD (= 0.1Rf) & CD can be added.

4.7 Voltage controlled oscillator

A voltage controlled oscillator is an oscillator circuit in which the frequency of oscillations

can be controlled by an externally applied voltage

4.7.1 The features of 566 VCO

1. Wide supply voltage range(10- 24V)

2. Very linear modulation characteristics

3. High temperature stability

Page 24

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

4.8 Phase Lock Looped

A PLL is a basically a closed loop system designed to lock output frequency and phase to the
frequency and phase of an input signal

ld

4.8.1 Applications of 565 PLL

1. Frequency multiplier
2. Frequency synthesizer

JN
TU

or

3. FM detector

Page 25

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

or

UNIT V

ld

www.alljntuworld.in

JN
TU

ACTIVE FILTERS

Page 26

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

5.1 Filter
Filter is a frequency selective circuit that passes signal of specified Band of frequencies and
attenuates the signals of frequencies outside the band

5.2 Type of Filter

1. Passive filters

ld

2. Active filters

5.2.1. Passive filters

Passive filters works well for high frequencies. But at audio frequencies, the inductors

or

become problematic, as they become large, heavy and expensive.For low frequency
applications, more number of turns of wire must be used which in turn adds to the series

5.2.2. Active filters

resistance degrading inductors performance ie, low Q, resulting in high power dissipation

Active filters used op- amp as the active element and resistors and capacitors as passive
elements. By enclosing a capacitor in the feed back loop , inductor less active filters can be
obtained

JN
TU

5.3 Some commonly used active filters

1. Low pass filter

2. High pass filter

3. Band pass filter

4. Band reject filter

5.4 Active Filters

Active filters use op-amp(s) and RC components.

Advantages over passive filters:

op-amp(s) provide gain and overcome circuit losses

increase input impedance to minimize circuit loading
higher output power
sharp cutoff characteristics can be produced simply and efficiently without bulky inductors
Page 27

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

Single-chip universal filters (e.g. switched-capacitor ones) are available that can be
configured for any type of filter or response.

5.5 Review of Filter Types & Responses

4 major types of filters: low-pass, high-pass, band pass, and band-reject or band-stop
0 dB attenuation in the pass band (usually)
3 dB attenuation at the critical or cutoff frequency, fc (for Butterworth filter)

reactive elements). Attenuation at any frequency, f, is

Bandwidth of a filter: BW = fcu - fcl

or

Phase shift: 45o/pole at fc; 90o/pole at >> fc

ld

Roll-off at 20 dB/dec (or 6 dB/oct) per pole outside the passband (# of poles = # of

4 types of filter responses are commonly used:

Butterworth - maximally flat in passband; highly non-linear phase response

with frequency

Bessel - gentle roll-off; linear phase shift with freq.

Chebyshev - steep initial roll-off with ripples in passband

Cauer (or elliptic) - steepest roll-off of the four types but has ripples in the
passband and in the stop band

JN
TU

5.6 Frequency Response of Filters

Page 28

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

or

ld

5.7 Unity-Gain Low-Pass Filter Circuits

5.8 Design Procedure for Unity-Gain HPF

The same procedure as for LP filters is used except for step #3, the normalized C
value of 1 F is divided by Kf. Then pick a desired value for C, such as 0.001 mF to
0.1 mF, to calculate Kx. (Note that all capacitors have the same value).

JN
TU

For step #6, multiply all normalized R values (from table) by Kx.
E.g. Design a unity-gain Butterworth HPF with a critical frequency of 1 kHz, and a roll-off of
55 dB/dec. (Ans.: C = 0.01 mF, R1 = 4.49 kW, R2 = 11.43 kW, R3 = 78.64 kW.; pick standard
values of 4.3 kW, 11 kW, and 75 kW).
5.9 Equal-Component Filter Design

Design an equal-component LPF with a critical frequency of 3 kHz and a roll-off of 20

dB/oct.
Page 29

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

Minimum # of poles = 4
Choose C = 0.01 mF; R = 5.3 kW
From table, Av1 = 1.1523, and Av2 = 2.2346.
Choose RI1 = RI2 = 10 kW; then RF1 = 1.5 kW, and RF2 = 12.3 kW .
Select standard values: 5.1 kW, 1.5 kW, and 12 kW.
5.10 Bandpass and Band-Rejection Filter

5.10.2 Broadband Band-Reject Filter

or

ld

5.10.1 A broadband BPF can be obtained by combining a LPF and a HPF

JN
TU

A LPF and a HPF can also be combined to give a broadband BRF

5.10.3 Narrow-band Bandpass Filter

Page 30

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

5.10.4 Narrow-band Band-Reject Filter

Easily obtained by combining the inverting output of a

or

ld

narrow-band BRF and the original signal

The equations for R1, R2, R3, C1, and C2 are the same as before.
RI = RF for unity gain and is often chosen to be >> R1.

1. Direct type ADC.

2. Integrating type ADC

5.11 Classification of ADCs

5.11.1 Direct type ADCs

1. Flash (comparator) type converter

2. Counter type converter

JN
TU

3. Tracking or servo converter.

4. Successive approximation type converter

5.11.2 Integrating type converters

An ADC converter that perform conversion in an indirect manner by first changing the
analog I/P signal to a linear function of time or frequency and then to a digital code is known
as integrating type A/D converter

5.12 Sample and hold circuit

A sample and hold circuit is one which samples an input signal and holds on to its last
sampled value until the input is sampled again. This circuit is mainly used in digital
interfacing, analog to digital systems, and pulse code modulation systems
5.12.1 Dual slope ADC:

Page 31

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

Dual slope conversion is an indirect method for A/D conversion where an analog voltage and
a reference voltage are converted into time periods by an integrator, and then measured by a
counter. The speed of this conversion is slow but the accuracy is high
Advantages of dual slope ADC are
1. It is highly accurate
2. Its cost is low

JN
TU

or

ld

3. It is immune to temperature caused variations in R1 and C1

Page 32

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

or

UNIT VI

ld

www.alljntuworld.in

JN
TU

COMBINATIONAL LOGIC DESIGN

Page 33

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

6.1 Decoder:
A decoder is a multiple-input and multiple output combinational logic circuit which converts
coded input into coded output where the input and output codes are different. A decoder has

ld

n-input lines and 2n output lines

6.2 Encoder:

An encoder is multiple input and multiple output combinational circuit it performs reverse

6.3 Multiplexer:

or

operation of a decoder .An encoder has 2n (or fewer) input lines and n output lines

Multiplexer is a digital switch. it allows digital information from several sources to be routed
onto a single output line

6.3.1 Applications of multiplexer:

1. The logic function generator

JN
TU

2. Digital counter with multiplexed displays

3. Data selection and data routing
4. Parallel to serial conversion
6.4 Demutiplexers:

A demutiplexer is a circuit that receives information on a single line and transmits this
information on one of 2n possible output lines.
6.4.1 Applications of Demultiplexer:

1. Data distributor

2. Secuirity monitoring system

3. Synchronous data transmission system

6.5 Code converter

There is a wide variety of binary codes used in digital systems. Some of these codes are
binary coded-decimal (BCD), Excess-3, gray, and so on. Many times it is required to
convert one code to another
Page 34

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

6.6 Comparator
A comparator is a special combinational circuit designed primarily to compare the relative
magnitude of two binary numbers

Adders & sub tractors, Ripple Adder, Binary Parallel Adder, Binary Adder-Subtractor,
Combinational multipliers, ALU Design considerations of the above combinational logic

JN
TU

or

ld

circuits with relevant Digital ICs.

Page 35

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

or

ld

www.alljntuworld.in

UNIT VII

JN
TU

SEQUENTIAL LOGIC DESIGN

Page 36

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

7.1 Sequential circuit:

The block diagram of sequential circuit is as shown in figure.a memory element is connected

or

ld

in the feedback of combinational circuit

JN
TU

Comparison of combinational circuits and sequential circuits

Sequential circuits are again classified in to two types

1. Asynchronous sequential circuit
2. Synchronous sequential circuit

Page 37

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

7.2 Latches and Flip-flops:

or

ld

Comparison of synchronous sequential circuit and asynchronous sequential circuit

Latches are asynchronous, which means that the output changes very soon after the

input changes. Most computers today, on the other hand, are synchronous, which means that
the outputs of all the sequential circuits change simultaneously to the rhythm of a
global clock signal.

JN
TU

7.3 Clocked SR Flipflop:

Page 38

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

ld

www.alljntuworld.in

JN
TU

or

7.4 Clocked Flip-flop:

7.5 JK Flip-Flop:

Page 39

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

7.6 Shift register:

The binary information in a register can be moved from stage to stage within the register or
into or out of the register upon application of clock pulses. The movement or shifting is
essential for certain arithmetic and logic operations used in microprocessors. This gives rise

ld

to a group of registers called shift register

Applications of shift register:

1. Delay line

3. Serial to parallel converter

4. Sequence generator

7.7 Counter

5. Shift register counters

or

2. parallel to serial converter

Counters are basically classified in to two types

1. Asynchronous counter

JN
TU

2. Synchronous counter

7.7.1 Asynchronous counter:

A 4-bit asynchronous counter is as shown in figure

Comparison between Asynchronous counter and Synchronous counter

Page 40

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

ld

www.alljntuworld.in

or

7.8 Ring counter:

A ring counter is a Shift Register (a cascade connection of flip-flops) with the output
of the last flip flop connected to the input of the first. It is initialised such that only one of the

flip flop output is 1 while the remainder is 0. The 1 bit is circulated so the state repeats every
n clock cycles if n flip-flops are used. The "MOD" or "MODULUS" of a counter is the
number of unique states. The MOD of the n flip flop ring counter is n.

JN
TU

7.9 Johnson counter:

A Johnson counter is a modified ring counter, where the inverted output from the last

flip flop is connected to the input to the first. The register cycles through a sequence of bitpatterns. The MOD of the Johnson counter is 2n if n flip-flops are used. The main advantage
of the Johnson counter counter is that it only needs half the number of flip-flops compared to
the standard ring counter for the same MOD.

Page 41

Downloaded From JNTU World (http://www.alljntuworld.in)

JNTU World

ld

www.alljntuworld.in

or

UNIT VIII

PROGRAMMABLE LOGIC DEVICES

JN
TU

AND MEMORIES

Page 42

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

8.1 PROM (Programmable Read Only Memory):

Programmable Read Only Memory has a fixed AND array (constructed as a decoder) and
programmable connections for the output OR gates array. The PROM implements Boolean
functions in sum-of-minterms form.

8.2 PAL (Programmable Array Logic):

Programmable Array Logic device has a programmable AND array and fixed connections

or

ld

for the OR array.

JN
TU

8.3 Three-State Outputs

A further improvement to the original PAL structure of Figure is done by
adding three-state controls to its outputs as shown in the partial structure of
figure

PAL Structure with Three Output Control

Page 43

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

8.4 PLA (Programmable Logic Array) :

Programmable Logic Array has programmable connections for both AND and OR

8.5 Read only memory:

or

ld

arrays. So it is the most flexible type of PLD.

Rom is an abbreviation for read only memory. It is non-volatile memory i.e.it can hold data
even if power is turned off. Generally, ROM is used to store the binary codes for the

JN
TU

sequence of instructions

It consists of n input lines and m output lines. Each bit combination of the input

variables is called on address. Each bit combination that comes out of the output lines is
called a word

8.6 ROM Variations

The acronym, ROM is generic and applies to most read only memories. What is today
implied by ROM may be ROM, PROM, EPROM, EEPROM or even flash memories. These
variations are discussed here.

8.6.1 ROM. ROM is a mask-programmable integrated circuit, and is programmed by a mask

in IC manufacturing process. The use of mask-programmable ROMs is only justified when a
large volume is needed. The long wait time for manufacturing such circuits makes it a less
attractive choice when time-tomarket is an issue.
Page 44

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

8.6.2 PROM. Programmable ROM is a one-time programmable chip that, once programmed,
cannot be erased or altered. In a PROM, all minterms in the AND-plane are generated, and
connections of all AND-plane outputs to ORplane gate inputs are in place. By applying a
high voltage, transistors in the
OR-plane that correspond to the minterms that are not needed for a certain output are burned
out. a fresh PROM has all transistors in its OR-plane connected. When programmed, some
will be fused
has Xs in all wire crossings in its OR-plane.

ld

out permanently. Likewise, considering the diagram of Figure 4.8, an unprogrammed PROM

8.6.3 EPROM. An Erasable PROM is a PROM that once programmed, can be completely

or

erased and reprogrammed. Transistors in the OR-plane of an EPROM have a normal gate and

a floating gate . The non-floating gate is a normal NMOS transistor gate, and the floatinggate is surrounded by insulating material that allows an accumulated charge to remain on the
gate for a long time.

When not programmed, or programmed as a 1, the floating gate has no extra charge on it

and the transistor is controlled by the non-floating gate (access gate). To fuse-out a transistor,
or program a 0 into a memory location, a high voltage is applied to the access gate of the
transistor which causes accumulation of negative charge in the floating-gate area. This
negative charge prevents logic 1 values on the access gate from turning on the transistor. The

JN
TU

transistor, therefore, will act as an unconnected transistor for as long as the negative charge
remains on its floating-gate.

To erase an EPROM it must be exposed to ultra-violate light for several minutes. In this case,
the insulating materials in the floating-gates become conductive and these gates start loosing
their negative charge. In this case, all transistors return to their normal mode of operation.
This means that all EPROM memory contents become 1, and ready to be reprogrammed.

Writing data into an EPROM is generally about a 1000 times slower than reading from it.
This is while not considering the time needed for erasing the entire EPROM.

8.6.4 EEPROM. An EEPROM is an EPROM that can electrically be erased, and hence the
name: Electrically Erasable Programmable ROM. Instead of using ultraviolate to remove the
charge on the non-floating gate of an EPROM transistor, a voltage is applied to the opposite
end of the transistor gate to remove its accumulated negative charge. An EEPROM can be
erased and reprogrammed without having to remove it. This is useful for reconfiguring a
design, or saving system configurations. As in EPROMs, EEPROMs are non-volatile
Page 45

Downloaded From JNTU World (http://www.alljntuworld.in)

www.alljntuworld.in

JNTU World

memories. This means that they save their internal data while not powered. In order for
memories to be electrically erasable, the insulating material surrounding the floating-gate
must be much thinner than those of the EPROMS. This makes the number of times
EEPROMs can be reprogrammed much less than that of EPROMs and in the order of 10 to
20,000. Writing into a byte of an EEPROM is about 500 times slower than reading from it.

8.6.5 Flash Memory. Flash memories are large EEPROMs that are partitioned into smaller

ld

fixed-size blocks that can independently be erased. Internal to a system, flash memories are
used for saving system configurations. They are used in digital cameras for storing pictures.
As external devices, they are used for temporary storage of data that can be rapidly retrieved.

or

Various forms of ROM are available in various sizes and packages. The popular 27xxx series
EPROMs come in packages that are organized as byte addressable memories. For example,
the 27256 EPROM has 256K bits of memory that are arranged into 32K bytes.

8.7 Random Access memory:

Unlike ROM, we can read from or write in to the RAM, so it is often called read/write
memory. The numerical and character data that are to be processed by the computer change
frequently. But it is a volatile memory, i.e. it cannot hold data when power is turned off
There are two types of RAMS

JN
TU

Static RAM

Dynamic RAM

8.8 Complex Programmable Logic Devices

The next step up in the evolution and complexity of programmable devices is the CPLD, or
Complex PLD. Extending PLDs by making their AND-plane larger and having more
macrocells in order to be able to implement larger and more complex logic circuits would
face difficulties in speed and chip area utilization. Therefore, instead of simply making these
structures larger, CPLDs are created that consist of multiple PLDs with programmable wiring
channels between the PLDs. Figure shows the general block diagram of a CPLD.

Page 46

Downloaded From JNTU World (http://www.alljntuworld.in)

or

8.9 FPGA

JNTU World

ld

www.alljntuworld.in

FPGAs (Field-Programmable Gate Arrays) are PLDs with large numbers of small macrocells each of which can be interconnected to only a few neighboring cells. A typical FPGA
might have 100 cells, each with only 8 inputs and 2 outputs. The output of each cell can be

JN
TU

of I/O pins.

programmed to be an arbitrary function of its inputs. FPGAs typically have a large number ( )

Page 47

Downloaded From JNTU World (http://www.alljntuworld.in)