PHYSICS

2016-2017

BONA FIDE CERTIFICATE

This is to certify that this project entitled
LOGIC GATES is a
record of bonafide
work carried out by Tanushree Chauhan in
PHYSICS
prescribed by Delhi
Scottish
School.
Signature
(Examiner)
Signature
(Subject
Teacher)

1 | Page

ACKNOWLEDGEMENT
I'd like to express my greatest
gratitude to the people who have
helped & supported me throughout my
project. Im grateful to
for his continuous support for the
project,
from
initial
advice
&
encouragement to this day.
Special thanks of mine goes to my
brother who helped me in completing
the project by giving interesting ideas,
thoughts & made this project easy and
accurate.
I wish to thanks my parents for
their undivided support & interest who
inspired me & encouraged me to go
my own way, without which I would be
unable to complete my project. At last
but not the least I want to thanks my
friends who appreciated me for my
work & motivated me and finally to
God who made all the things
2 | Page

possible

SN
o.

I.
II.
III.
IV.
V.
VI.
VII.
VIII.
IX.
X

Contents

Index

Pa
ge
No
.
1
2
3
4
5
6
7
8

Introduction
Principle
Basic Gates
OR Gate
AND Gate
NOT Gate
NOR Gate
NAND Gate
Some
Applications
9
of Logic Gates
BIBLOGRAPHY 10

3 | Page

Introduction
A gate is defined as a digital circuit which
follows some logical relationship between the
input and output voltages. It is a digital circuit
which either allows a signal to pass through as
stop, it is called a gate. The logic gates are
building blocks at digital electronics. They are
used in digital electronics to change on voltage
level (input voltage) into another (output
voltage) according to some logical statement
relating them.
A logic gate may have one or more inputs, but it
has only one output. The relationship between
the possible values of input and output voltage
is expressed in the form of a table called truth
table or table of combination. Truth table of
a Logic Gates is a table that shows all the input
and output possibilities for the logic gate.
George Boole in 1980 invented a different
kind of algebra based on binary nature at the
logic, this algebra of logic called BOOLEAN
ALGEBRA. A logical statement can have only
two values, such as HIGH/LOW, ON/OFF,
4 | Page

CLOSED/OPEN,
YES/NO,
RIGHT/WRONG,
TRUE/FALSE, CONDUCTING/NON-CONDUCTING
etc. The two values of logic statements one
denoted by the binary number 1 and 0. The
binary number 1 is used to denote the high
value. The logical statements that logic gates
follow are called Boolean expressions.
Any Boolean algebra operation can be
associated with inputs and outputs represent
the statements of Boolean algebra. Although
these circuits may be complex, they may all be
constructed from three basic devices. We have
three different types of logic gates .These are
the AND gate, the OR gate and the NOT gate.

5 | Page

BASIC GATES

(a) THE OR GATE is a device that combines A with

B to give Y as the result.
The OR gate has two or more inputs and one
output. The logic gate of OR gate with A and B
input and Y output is shown below:

In Boolean algebra, addition symbol (+) is

referred as the OR. The Boolean expression:
A+B=Y, indicates Y equals A OR B.

6 | Page

(b) THE AND GATE is a device that combines A with

B to give Y as the result.
The AND gate has two or more inputs and one
output. The logic gate of AND gate with A and B
input and Y output is shown below:

In Boolean algebra, multiplication sign (either x or.) is

referred as the AND. The Boolean expression:
A. B=Y, indicates Y equals A AND B.

(c) THE NOT GATE is a device that inverts the

inputs. The NOT is a one input and one output.
The logic gate of NOT gate with A and Y output
is shown below:

7 | Page

In Boolean algebra, bar symbol (_) is referred as

the NOT. The Boolean expression:
X =Y, indicates Y equals NOT A

8 | Page

THE OR GATE

Aim:
TO DESIGN AND SIMULATE THE OR GATE
CIRCUIT.

Components:
Two ideal p-n junction diode (D1 and D2).

Theory and Construction:

An OR gate can be realizing by the electronic
circuit, making use of two diodes D 1 and D2 as shown
in the figure.
Here the negative terminal of the battery is grounded
and corresponds to the 0 level, and the positive
terminal of the battery (i.e. voltage 5V in the present
case) corresponds to level 1. The output Y is voltage
at C w.r.t. earth.
9 | Page

The following interference can be easily drawn from

the working of electrical circuit is:
a)
If switch A & B are open lamp do not glow
(A=0, B=0), hence Y=0.
b)
If Switch an Open B closed then (A=0, B=1)
Lamp glow, hence Y=1.
c)
If switch A Closed B open then (A=1, B=0)
Lamp glow, hence Y=1.
d)
If switch A & B are closed then (A=1, B=1)
Lamp glow,
hence Y=1.

Truth

Input
A

Input Output
B
Y

0
1

10 | P a g e

Table:

THE AND GATE

Aim:
TO DESIGN AND SIMULATE THE AND GATE
CIRCUIT.

Components:
Two ideal p-n junction diode (D1 and D2), a
resistance R.

Theory and Construction:

An AND gate can be realizing by the electronic
circuit, making use of two diodes D 1 and D2 as shown
in the figure. The resistance R is connected to the
positive terminal of a 5V battery permanently.
Here the negative terminal of the battery is grounded
and corresponds to the 0 level, and the positive
terminal of the battery (i.e. voltage 5V in the present
case) corresponds to level 1. The output Y is voltage
at C w.r.t. earth.

11 | P a g e

The following conclusions can be easily drawn from

the working of electrical circuit:
a)
If both switches A&B are open (A=0, B=0)
then lamp will not glow, hence Y=0.
b)
If Switch A closed & B open (A=1, B=0) then
Lamp will not glow, hence Y=0.
c)
If switch An open & B closed (A=0, B=1) then
Lamp will not glow, hence Y=0.
d)
If switch A & B both closed (A=1, B=1) then
Lamp will glow, hence Y=1.

Input A

Input B

Output Y

0
12 | P a g e

Truth
Table:

THE NOT GATE

Aim:
TO DESIGN AND SIMULATE THE NOT GATE
CIRCUIT.

Components:
An ideal n-p-n transistor.

Theory and Construction:

A NOT gate cannot be realized by using diodes.
However, an electronic circuit of NOT gate can be
realized by making use of a n-p-n transistor as shown
in the figure.
The base B of the transistor is connected to the input
A through a resistance Rb and the emitter E is
earthed. The collector is connected to 5V battery. The
output Y is voltage at C w.r.t. earth.

13 | P a g e

The following conclusion can be easily drawn from

the working of the electrical circuit:
a)
If switch A is open (i.e. A=0), the lump will
glow, hence Y=1.
b)
If Switch A is closed (i.e. A=1), the lump will
not glow, hence Y=0.

Truth Table:
Input A

Output Y

14 | P a g e

THE NOR GATE

Aim:
TO DESIGN AND SIMULATE THE NOR GATE
CIRCUIT.

Components:
Two ideal p-n junction diode (D1 and D2), an ideal
n-p-n transistor.

Theory and Construction:

If we connect the output Y of OR gate to the
input of a NOT gate the gate obtained is called NOR.
The output Y is voltage at C w.r.t. earth.

15 | P a g e

In Boolean expression, the NOR gate is expressed as

Y=A+B, and is being read as A OR B negated. The
following interference can be easily drawn from the
working of electrical circuit is:
a)
If Switch A & B open (A=0, B=0) then Lamp
will glow, hence Y=1.
b)
If Switch A closed & B open (A=1, B=0) then
Lamp will not glow, hence Y=0.
c)
If Switch an open & B close (A=0, B=1) then
Lamp will not glow, hence Y=0.
d)
If switch A & B are closed then (A=1, B=1)
Lamp will not glow, hence Y=0.

Truth Table:

16 | P a g e

Input A

Input B

Output Y

17 | P a g e

THE NAND GATE

Aim:
TO DESIGN AND SIMULATE THE NAND GATE
CIRCUIT.

Components:
Two ideal p-n junction diode (D1 and D2), a
resistance R, an ideal n-p-n transistor.

Theory and Construction:

If we connect the output Y of AND gate to the
input of a NOT gate the gate obtained is called
NAND.
The output Y is voltage at C w.r.t. earth.

18 | P a g e

In Boolean expression, the NAND gate is expressed

as Y=A.B, and is being read as A AND B negated.
The following interference can be easily drawn from
the working of electrical circuit:
a)
If Switch A & B open (A=0, B=0) then Lamp
will glow, hence Y=1.
b)
If Switch an Open B closed then (A=0, B=1)
Lamp glow, hence Y=1.
c)
If switch A Closed B open then (A=1, B=0)
Lamp glow, hence Y=1.
d)
If switch A & B are closed then (A=1, B=1)
Lamp will not glow, hence Y=0.

Truth Table:
Input A

Input B

Output Y

19 | P a g e

Some Common Applications

of Logic Gates
During the course of discussion about various
digital logic gates, we have mainly discussed
about the design, property and operation of
them. In this article we will look at various
applications of logic gates. Their applications
are determined mainly based upon their truth
table i.e. their mode of operations. In the
following discussion we will look at the
applications of basic logic gates as well as
many other normal logic gates as well.

Application of OR gate
Wherever the occurrence of any one or more
than one event is needed to be detected or
some actions are to be taken after their
occurrence, in all those cases OR gates can be
used. It can be explained with an example.
Suppose in an industrial plant if one or more
than one parameter exceeds the safe value,
some protective measure is needed to be done.
In that case OR gate is used. We are going to
show this with the help of a diagram. The above
figure is a typical schematic diagram where an
OR gate is used to detect exceed of
temperature or pressure and produce command
signal for the system to take required actions.
20 | P a g e

 Application of AND gate

21 | P a g e

There are mainly two applications of AND

gate as Enable gate and Inhibit gate. Enable
gate means allowance of data through a
channel and Inhibit gate is just the reverse of
that process i.e. disallowance of data through a
channel. We are going to show an enabling
operation to understand it in an easier way.
Suppose in the measurement of frequency of a
pulsed waveform. For measurement of
frequency a gating pulse of known frequency is

sent to enable the passage of the waveform

whose frequency is to be measured. The
diagram below shows the arrangement of the
above explained operation.

Application

of NOT gate or Inverters

NOT gates are also known as inverter because

they invert the output given to them and show
the reverse result. Now the CMOS inverters are
commonly used to build square wave oscillators
which are used for generating clock signals. The
advantage of using these is they consume low
22 | P a g e

power and their interfacing is very easy

compared to other logic gates.

The above figure shows the most fundamental

circuit made of ring configuration to generate
square wave oscillator. The frequency of this
type generator is given by

Where n represents the number of inverters

shows the propagation delay per gate.

23 | P a g e