DLD Lab 2
DLD Lab 2
Fig 2.1: (a) Distinctive symbol of NAND gate (b) Standard NAND gate symbol
NAND gate produces a LOW output only when all the inputs are HIGH. When any of the inputs
is LOW, the output will be HIGH.
74LS00 2-Input NAND gate IC:
In order to implement the NAND gate operation using IC, the TTL 74LS00 2-input NAND gate
IC can be used. This IC has 14 pin Dual Inline Package (DIP) configuration as shown in fig 2.2.
The power supply connections are made to pin 7 and 14. Pin 1 is identified by a small indented
circle next to it or by a notch cut out between pin 1 and 14.
Fig 2.3: (a) Distinctive symbol of 2-input NOR gate; (b) Standard 2-input NOR gate symbol
The NOR gate produces a low output, When any one of input is high and produces a high output,
when all inputs are low.
74LS02 2-input NOR gate IC:
In order to implement the NOR gate operation using IC, the TTL 74LS02 2-input NOR gate IC
can be used. This IC has 14 pin Dual Inline Package (DIP) configuration as shown in fig 2.4. The
power supply connections are made to pin 7 and 14. Pin 1 is identified by a small indented circle
next to it or by a notch cut out between pin 1 and 14.
OBSERVATION TABLES:
INPUTS OUTPUTS
A B NAND NOR
PROCEDURE:
Using ICs:
In order to implement the NAND & NOR operations with the help of ICs, take the
74LS00,
74LS02 ICs.
Pin Assignments for the ICs have been shown in fig 2.2 & 2.4 respectively.
Take 74LS00 IC and insert it in the breadboard present on the IDL-800 training kit.
Department of Electrical Engineering SUKKUR IBA
Summer 2014
LAB MANUAL
DIGITAL LOGIC DESIGN
2) NOR gate:
U2a of Module KL-33001 block d will be used in this section.
Connect inputs A3, A4 to Data switch SW0, SW1 TTL level and output F2 to logic
indicator L1
(LED). Follow the input sequence and record outputs.
STATE INPUTS OUTPUT
A4 A3 F2
0
1
2
3
REVIEW QUESTIONS:
1. Why NAND & NOR gates are called Universal gates?
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
2. What input will produce a high (1) at the output of a NAND gate?
______________________________________________________________________________
______________________________________________________________________________
3. What is the minimum no: of inputs that can be applied to an NAND & NOR gates?
______________________________________________________________________________
______________________________________________________________________________
4. How many NAND gates are designed in IC 74LS00?
______________________________________________________________________________
Department of Electrical Engineering SUKKUR IBA
Summer 2014
LAB MANUAL
DIGITAL LOGIC DESIGN
______________________________________________________________________________
___
HAND IN:
Clean your equipment/ materials before you leave.
Keep all the equipment and material to their proper storage area.
Submit your answers to questions, together with your data, calculations and results before
the next laboratory.