Variable Voltage - Variable Frequency Controller - VVVF - An FPGA Approach
Variable Voltage - Variable Frequency Controller - VVVF - An FPGA Approach
Volume 2, Issue 6, June 2017 International Journal of Innovative Science and Research Technology
ISSN No: - 2456 2165
Variable Voltage Variable Frequency Controller
(VVVF) - An FPGA Approach
Dr. N.Ashokkumar
AP/III/SCSVMV UNIVERSITY,
EEE DEPARTMENT, Kanchipuram.
[email protected]
Abstract Variable- voltage and variable- frequency controllers III. FPGA AND ITS FLEXIBILITY
are gaining more significance in the present industrial
applications. These controllers are widely appreciated for its A Field-Programmable Gate Array (FPGA) is an
flexibility. This paper attempts to present the design for the integrated circuit that can be configured by the user to emulate
above controller using pulse width modulation technique and any digital circuit as long as there are enough resources. An
FPGA (Field programmable gate arrays). To maintain FPGA can be seen as an array of Configurable Logic Blocks
maximum torque for a given working condition, the flux in the (CLBs) connected through programmable interconnect (Switch
machine must be maintained constant. In other words, the ratio Boxes).
of Voltage to frequency must be held constant. The fundamental
component of the inverter output has to be checked. To vary the
fundamental component of the inverter, the Modulation Index of
the carrier signal has to be changed. The application part of it is
wide.
Keywords FPGA; Modulation Index; VVVF.
I. INTRODUCTION CLB SB CLB
Pulse width modulation is a potential technique to control
many devices in electrical engineering. The main drawback of
this technique is that the wave forms are not perfect. For this
reason the controllers are affected. Also, there is power loss
and harmonic disturbance. FPGA based controllers are widely
used in many control applications particularly closed loop
type. [1, 2, 3] Here for a three phase induction motor a control SB SB SB
algorithm is evolved. This is mainly based on space vector
pulse width modulation techniques.
II. METHODOLOGY ADAPTED
1) Configure the timers and compare units to generate PWM Configurable Logic Blocks
outputs. CLB SB CLB
2) Input the desired speed, and it is used as the set speed.
3) The motor speed is measured and is used as feedback. Interconnection Network
4) Command frequency is obtained with a speed controller .
5) The magnitude of reference voltage vector Vout is obtained
based on V/Hz profile.
6) The phase of Vout based on command frequency is I/O Signals (Pins)
determined.
7) The sector of Vout is determined.
8) Vout is decomposed to obtain T1, T2 and T0. Fig: 1 Basic FPGA structure.
9) The switching pattern or sequence to be used is determined
and the calculated compare values are loaded into the
corresponding compare registers.
IV. INTER CONNECTION NETWORK
The above procedure requires a digital signal processor having
all the needed timers and compare units with associated PWM The following diagram represents the interconnection
outputs. The controller dsPIC30F4011 is fulfilling all the between networks this is refined to improve the control
above requirements hence it is used in this implementation. process.
IJISRT17JU127 www.ijisrt.com 158
Volume 2, Issue 6, June 2017 International Journal of Innovative Science and Research Technology
ISSN No: - 2456 2165
V. CONCLUSION
Motor and its control play a dominant part in todays
industrial world. Also, Xilinx motor control also plays a vital
part. [4, 5] Softwares like Micro blaze, Cortex A9 also
dominates the FPGA programming world. This paper explores
fundamental part of FPGA and its control application as
induction motor. Much controllability has to be improved in
Driver circuits to enhance the control applications.
REFERENCES
[1] Hogan, N.: Impedance control: an approach to
manipulation: theory (part 1); implementation (part
2); applications (part 3). J. Dyn. Syst. Meas.
Control 107, 124 (1985)
[2] Alternative topology for three-phase four-wire PWM
converters applied to a shunt active power filter P.
Rodriguez; R. Pindado; J. Bergas.
[3] O. A. Mohammed, Fellow IEEE, S. Liu, Member
Fig: 2. FPGA Network structure. IEEE, and Z. Liu,A Phase Variable PM Machine
Model for Integrated Motor Drive Systems, 35th
The Unique features of FPGA are certain FPGA has combined Annual IEEE Power Electronics Specialists
analog and digital functions. Comparators play a very useful Conference, Aachen, Germany, 2004, pp. 4825-4831.
role in FPGA functionality. [4] C. Dufour, S. Abourida, J. Blanger, V. Lapointe,
Certain FPGA have ADC AND DAC arrangements. (FPAA), InfiniBand-Based Real-Time Simulation of HVDC,
which, transfers, analog values on its inner programmable STATCOM, and SVC Devices with Commercial-
interconnect fabric. Off-The-Shelf PCs and FPGAs, 32nd Annual
Conference of the IEEE Industrial Electronics
Society (IECON-06), Paris, France, November 7-10,
2006 .
[5] Analog Devices AD2S90 rev.D specs sheet
AD2S90: Low Cost, Complete 12-Bit Resolver-to-
Digital converter.
Fig: 3. Driver circuit: The following is the driver circuit
The above driver circuit is fine tuned and is used in motor
control. This paper explores some basics of it.
