Scribd
Upload
157 views

Raspberry Pi Architecture: Jon Holton and Tim Fratangelo

The Raspberry Pi was created at the University of Cambridge to provide inexpensive computers for education. It uses a Broadcom BCM2835 system-on-chip that contains an ARM1176JZF-S 700MHz CPU and a VideoCore IV GPU. The CPU features a 32-bit ARMv6-compliant architecture, 8-stage pipeline, branch prediction, and folding. The GPU is capable of 24 GFLOPS for graphics processing. The Raspberry Pi has found applications in robotics, game emulation, media servers, and education.

Uploaded by

Elmer
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
157 views

Raspberry Pi Architecture: Jon Holton and Tim Fratangelo

The Raspberry Pi was created at the University of Cambridge to provide inexpensive computers for education. It uses a Broadcom BCM2835 system-on-chip that contains an ARM1176JZF-S 700MHz CPU and a VideoCore IV GPU. The CPU features a 32-bit ARMv6-compliant architecture, 8-stage pipeline, branch prediction, and folding. The GPU is capable of 24 GFLOPS for graphics processing. The Raspberry Pi has found applications in robotics, game emulation, media servers, and education.

Uploaded by

Elmer
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 18

Raspberry Pi Architecture

Jon Holton and Tim Fratangelo

Raspberry Pi Foundation
Agenda
Background Info
Full Architecture Overview
CPU Overview
CPU Pipeline Stages
Branch Prediction and Folding
GPU Overview
Applications

www.sparkfun.com
Background Info
Created by Eben Upton, Rob Mullins, Jack Lang and
Alan Mycroft at University of Cambridge
They, in conjunction with Pete Lomas and David
Braben, formed the Raspberry Pi Foundation
The Model B was mass produced by Premier Farnell and
RS Electronics in 2011
Was created to provide inexpensive programming
machines to todays youth
Raspberry Pi Foundation
Full Architecture Overview
Two Models A & B, priced at $25 and $35
respectively
Model A/B:
Broadcom BCM2835 (CPU & GPU)
256/512MB SDRAM
1/2 USB 2.0 Ports
None/Ethernet Port
HDMI
Audio
SD Card Slot
Micro USB for power

elinux.org
BCM2835: CPU Overview
ARM11J6JZF-S (ARM11 Family)
ARMv6 Architecture
Single Core
32-Bit RISC
700 MHz Clock Rate
8 Pipeline Stages
Branch Prediction

ARM 1176 Processor


BCM2835: CPU Overview
Core AMBA Interface
Load Store Unit Coprocessor
Interface
Prefetch Unit
Debug
Memory System
Instruction cycle
Level One Mem.
summary and
System
interlocks
Interrupt
Vector Floating-
Handling
Point
System Control
ARM1176JZF-S Technical Reference Manual
CPU Pipeline Stages
Pipeline stages used by ARM1176JZF-S

ARM1176JZF-S Technical Reference Manual


CPU Pipeline Flow
Execution flow for ALU operations

ARM1176JZF-S Technical Reference Manual


CPU Pipeline Flow
Execution flow for Multiply Operations

ARM1176JZF-S Technical Reference Manual


CPU Pipeline Flow
Execution flow for Load/Store Operations

ARM1176JZF-S Technical Reference Manual


CPU Cache Organization
Harvard Implementation
(Simultaneous access for program
memory and data memory)
Write policy can be either write-
back or write-through
Replacement policy is either
pseudo-random or round robin
(controlled by RR bit)

ARM1176JZF-S Technical Reference Manual


BCM2835: Branch Prediction
The Fetch stage can hold up to four instructions, allowing for prediction to
occur on held instructions
All predictions are resolved by the third execution stage
Uses dynamic Prediction when there is a history associated with a branch
Uses static prediction without history
backward branches being predicted as taken
forward branches as not taken.
Two addresses are stored in the case of a failed prediction:
Recovery address if branch taken was predicted
Target address if branch not taken was predicted
ARM1176JZF-S Technical Reference Manual
BCM2835: Branch Folding
Branch instructions are removed from the pipeline if the following
conditions are met:
The instruction is not a branch with a link
(address is stored in a linked register)
The instruction does not point to a code sequence that contains a
branch in the first two instructions
The instruction is not break-pointed
The instruction is not aborted
This method can produce a CPI for branch instructions that is much
lower than 1
ARM1176JZF-S Technical Reference Manual
BCM2835: GPU Overview
Broadcom Videocore IV
Uses OpenGL ES2.0
Performance: 24 GFLOPS
RPi can play 1080p Blu-Ray
quality videos
Graphical capabilities are
similar to the those of the
original XBOX

Videocore IV GPU
Applications and Uses
Robotics
Game emulation
Media Servers
Education (Python is the
primary language used)
Powerful enough to be used
as a personal computer
Thousands of other projects
(Often used in Senior Design)
SNESDev-RPi
64 Raspberry Pi Cluster
64 Raspberry Pis
Total power usage ~192 watts
Each Pis GPU provides ~24
gigaflops in graphical
processing power

(S. Cox, 2012)


(Ars Technica, 2012)
Questions?
References
Raspberry Pi Foundation
http://www.raspberrypi.org/trademark-rules
http://www.raspberrypi.org/about
elinux.org
http://elinux.org/File:Raspi-Model-AB-Mono-2-699x1024.png
ARM 1176 Processor
http://www.arm.com/products/processors/classic/arm11/arm1176.php
ARM1176JZF-S Technical Reference Manual
http://infocenter.arm.com/help/topic/com.arm.doc.ddi0301h/DDI0301H_arm1176jzfs_r0p7_trm.pdf
Simon Cox
http://www.southampton.ac.uk/~sjc/raspberrypi/pi_supercomputer_southampton.htm
Ars Technica
http://arstechnica.com/information-technology/2012/12/10-raspberry-pi-creations-that-show-how-amazing-the-tiny-pc-can-be/2/
SNESDev-RPi
https://www.youtube.com/watch?v=4TvH1ohcCus
Sparkfun.com
https://www.sparkfun.com/tutorials/372

You might also like