PDPM

Indian Institute of Information Technology, Design & Manufacturing Jabalpur

Roll No:........................ Name:

Signature:.

Quiz-II (08 April 2014) Solution

B. Tech (Computer Science & Engineering) IV Semester, 2014
Course Name: Computer System Architecture and Organization Maximum Marks 30
Course Code: CS202 Total Time: 00:45 Hours

Note: Attempt all questions. Quiz contains two parts. Part I is multi choice type. Please put cross (X) against the correct
answer in the Answer Table. Part-II is subjective type; write your answer in the space given in the question paper.
Part-I
1. Which of the following is not a type of processor?
A) PowerPC 601
B) Motorola 8086
C) Motorola 68000
D) Intel Pentium
E) Z80.
Correct Answer : B)
2. What are the major components of a CPU?
A) Control Unit, Register Set, Arithmetic Logic Unit
B) Control Unit, Memory Unit, Arithmetic Logic Unit
C) Memory Unit, Arithmetic Logic Unit, Auxiliary Memory
D) Register Set, Control Unit, Memory Unit
E) Register Set, Control Unit, Auxiliary Memory.
Correct Answer : A)
3. Which of the following is responsible for coordinating various operations using timing signals?
A) Arithmetic-logic unit
B) Control unit
C) Memory unit
D) Input unit
E) Output unit.
Correct Answer : B)
4. Which of the following is/are not part(s) of the CPU?
A) ALU
B) The Control unit
C) The Registers
D) System bus
E) All of the above.
Correct Answer : D)
5. The read/write line belongs to
A) The data bus
B) The control bus
C) The address bus
D) CPU bus
E) System bus.
Correct Answer : B)
6. Which of the following Addressing Modes specifies a register which contains the memory address of the operand?
A) Indirect Addressing Mode
B) Register Addressing Mode
C) Register Indirect Addressing Mode
D) Index Addressing Mode
E) Base Address Register Addressing Mode.
Correct Answer : C)
Page 1 of 4
7. Which of the following is false related to Stack?
A) Stack Pointer points to the top most element of the stack
B) Only PUSH and POP operations are applicable
C) Implements FIFO
D) Useful for nested loops, subroutine calls etc
E) Efficient for arithmetic expression evaluation.
Correct Answer : C)
8. Which of the following is correct related to the circuit diagrams?
A) Sequential circuit is an interconnection of only logic gates
B) Sequential circuit is an interconnection of only flip flops
C) Combinational circuit is an interconnection of logic gates
D) Combinational circuit is an interconnection of flip flops
E) Part of a combinational circuit is a sequential circuit.
Correct Answer : C)
9. CISC stands for:
A) Control Instruction Set Completeness
B) Complex Instruction Set Computer
C) Complex Instruction Set Conversion
D) Control Instruction Set Computer
E) Complex Instruction Set Control.
Correct Answer : B)
10. Which of the following statement is false?
A) Combinational circuits has memory
B) Sequential circuits has memory
C) Sequential circuits is a function of time
D) Combinational circuits does not require feed back paths
E) Sequential circuits require feed back paths.
Correct Answer : A)
11. Name the addressing mode, which involves PC content to know the address of the operand.
A) Implied Mode
B) Relative addressing mode
C) Indirect addressing mode
D) Register Indirect mode
E) Immediate mode.
Correct Answer : B)
12. Which activity does not take place during execution cycle?
A) ALU performs the arithmetic & logical operation.
B) Effective address is calculated.
C) Next instruction is fetched.
D) Branch address is calculated & Branching conditions are checked.
Correct Answer : D)
13. How many memory chips of (128 x 8) are needed to provide a memory capacity of 4096 x 16?
A) 64
B) 24
C) 32
D) 16
Correct Answer : A)
14. The registers, the ALU, and the interconnecting bus are collectively referred to as the
A) Datapath
B) CPU
C) Control unit
D) None of the above
15. A sequence of Control Words corresponding to the control sequence of a machine instruction constitutes the
for that instruction.
Microroutine
Answer Table:

Q.No. A B C D E Q.No. A B C D E Q.No. A B C D E

1. 6. 11.
2. 7. 12.
3. 8. 13.
4. 9. 14.
5. 10. 15.
 PDPM
Indian Institute of Information Technology, Design & Manufacturing Jabalpur

Roll No:........................ Name:

Signature:.

Part-II
Q.1. Write the sequence of control steps required for the simple single bus processor structure for the following instruction:
Add the contents of memory location NUM to register R1.
Assume that each instruction consists of two words. The first word specifies the operation and the addressing mode, and the second
word contains the number NUM? (05 marks)

Answer 1:

1. PCout, MARin, Read, Select4, Add, Zin

2. Zout, PCin , Yin, WMFC
3. MDRout, IRin
4. PCout, MARin, Read, Select4, Add, Zin
5. Zout, PCin , WMFC
6. MDRout, MARin, Read
7. R1out, Yin, WMFC
8. MDRout, Add, Zin
9. Zout, R1in, End

Q.2.) Explain the organization of Microprogrammed control unit to allow the conditional branching in Microprogram. (05 marks)

Answer 2:
External
inputs

Starting and Condition

IR branch address codes
generator

Clock P C

Control
store CW

Page 3 of 4
Q.3.) What is Vertical and Horizontal Organisation of Microinstruction, and also compare both the approaches? (05 marks)

Answer 3:
Highly encoded schemes that use compact codes to specify only a small number of control functions in each microinstruction are
referred to as a vertical organization. On the other hand, the minimally encoded scheme, in which many resources can be controlled with
a single microinstruction, is called a horizontal organization.
The horizontal approach is useful when a higher operating speed is desired and when the machine structure allows parallel use of
resources.
The vertical approach results in considerably slower operating speeds because more microinstructions are needed to perform the
desired control functions.