Product Sample & Technical Tools & Support &

Folder Buy Documents Software Community

TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015

TPS51117 Single Synchronous Step-Down Controller

1 Features 3 Description
1• High Efficiency, Low Power Consumption, 4.5-μA The TPS51117 device is a cost-effective,
Typical Shutdown Current synchronous buck controller for POL voltage
regulation in notebook PC applications. The controller
• Fixed Frequency Emulated On-Time Control, is dedicated for the operation of the Adaptive On-
Adjustable from 100 kHz to 550 kHz Time D-CAP mode. This mode provides ease-of-use,
• D-CAP™ Mode With 100-ns Load Step Response low external component count, and fast transient
• < 1% Initial Reference Accuracy response. Auto-skip mode for high efficiency down to
the milliampere load range, or PWM-only mode for
• Output Voltage Range: 0.75 V to 5.5 V low-noise operation is selectable.
• Wide Input Voltage Range: 1.8 V to 28 V
The current-sensing scheme for positive overcurrent
• Selectable Auto-Skip/PWM-Only Operation and negative overcurrent protection is loss-less low-
• Temperature Compensated (4500 ppm/°C) side RDS(on) sensing plus temperature compensation.
Low-Side RDS(on) Overcurrent Sensing The device receives a 5-V (4.5 V to
• Negative Overcurrent Limit 5.5 V) supply from another regulator such as the
TPS51120 or TPS51020. The conversion input can
• Integrated Boost Diode be either VBAT or a 5-V rail, ranging from 1.8 V to
• Integrated OVP/UVP and Thermal Shutdown 28 V, and the output voltage range is from 0.75 V to
• Powergood Signal 5.5 V.
• Internal 1.2-ms Voltage Soft-Start The TPS51117 is available in a 14-pin VQFN or a 14-
• Integrated Output Discharge (Soft-Stop) pin TSSOP package and is specified from –40°C to
85°C.
2 Applications
Device Information(1)
• Notebook Computers PART NUMBER PACKAGE BODY SIZE (NOM)
• I/O Supplies TSSOP (14) 4.40 mm × 5.00 mm
TPS51117
• System Power Supplies VQFN (14) 3.50 mm × 3.50 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.

Typical Application Circuit

+5V +

VIN
+
TPS51117RGY 1.8V~28V
EN_PSV
1 14 C4
EN_PSV VBST C2
R3 Q1
2 TON DRVH 13
L1
R5 VOUT
3 VOUT LL 12 +
0.75V~5.5V
R4
R6 4 V5FILT TRIP 11 R1
GND
5 VFB V5DRV 10 C1
C3 Q2
PGOOD 6 PGOOD DRVL 9
R2

GND PGND - PGND

7 8
GND

GND

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015 www.ti.com

Table of Contents
1 Features .................................................................. 1 8.1 Application Information............................................ 16
2 Applications ........................................................... 1 8.2 Typical Application .................................................. 16
3 Description ............................................................. 1 8.3 System Examples ................................................... 20
4 Revision History..................................................... 2 9 Power Supply Recommendations...................... 21
5 Pin Configuration and Functions ......................... 3 10 Layout................................................................... 21
10.1 Layout Guidelines ................................................. 21
6 Specifications......................................................... 4
10.2 Layout Example .................................................... 22
6.1 Absolute Maximum Ratings ..................................... 4
10.3 Thermal Considerations ........................................ 22
6.2 Recommended Operating Conditions....................... 4
6.3 Electrical Characteristics........................................... 5 11 Device and Documentation Support ................. 23
6.4 Typical Characteristics .............................................. 7 11.1 Device Support...................................................... 23
11.2 Community Resources.......................................... 23
7 Detailed Description ............................................ 10
11.3 Trademarks ........................................................... 23
7.1 Overview ................................................................. 10
11.4 Electrostatic Discharge Caution ............................ 23
7.2 Functional Block Diagram ....................................... 10
11.5 Glossary ................................................................ 23
7.3 Feature Description................................................. 11
7.4 Device Functional Modes........................................ 14 12 Mechanical, Packaging, and Orderable
Information ........................................................... 23
8 Application and Implementation ........................ 16

4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (September 2009) to Revision C Page

• Added Feature Description section, Device Functional Modes, Application and Implementation section, Power
Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,
Packaging, and Orderable Information section. .................................................................................................................... 1

Changes from Revision A (June 2009) to Revision B Page

• Added Start-Up Sequence section ....................................................................................................................................... 13

• Added Start-Up Timing Sequence diagram.......................................................................................................................... 13

2 Submit Documentation Feedback Copyright © 2005–2015, Texas Instruments Incorporated

Product Folder Links: TPS51117

 TPS51117
www.ti.com SLVS631C – DECEMBER 2005 – REVISED MAY 2015

5 Pin Configuration and Functions

RGY Package
14-Pin VQFN PW Package
Bottom View 14-Pin TSSOP
Top View

EN_PSV
VBST
EN_PSV 1 14 VBST
14 1 TON 2 13 DRVH
VOUT 3 12 LL
DRVH 13 2 TON
V5FILT 4 11 TRIP
LL 12 3 VOUT
VFB 5 10 V5DRV
TRIP 11 4 V5FILT
PGOOD 6 9 DRVL
V5DRV 10 5 VFB
DRVL 9 6 PGOOD GND 7 8 PGND
8 7
PGND

GND

Pin Functions
PIN
I/O DESCRIPTION
NAME NO.
High-side NFET gate driver output. Source 5 Ω, sink 1.5-Ω LL-node referenced driver. Drive voltage
DRVH 13 O
corresponds to VBST to LL voltage.
Rectifying (low-side) NFET gate driver output. Source 5 Ω, sink 1.5-Ω PGND referenced driver. Drive voltage
DRVL 9 O
is V5DRV voltage.
Enable / power save pin. Connect to ground to disable SMPS. Connect to 3.3 V or 5 V to turn on SMPS and
EN_PSV 1 I
activate skip mode. Float to turn on SMPS but disable skip mode (forced continuous conduction mode).
GND 7 I Signal ground pin.
LL 12 I/O High-side NFET gate driver return. Also serves as anode of overcurrent comparator.
Ground return for rectifying NFET gate driver. Also cathode of overcurrent protection and source node of the
PGND 8 I/O
output discharge switch.
Powergood window comparator, open-drain, output. Pull up to 5-V rail with a pullup resistor. Current capability
PGOOD 6 O
is 7.5 mA.
TON 2 I On-time / frequency adjustment pin. Connect to LL with 100-kΩ to 600-kΩ resistor.
Overcurrent trip point set input. Connect resistor from this pin to signal ground to set threshold for both
TRIP 11 I
overcurrent and negative overcurrent limit.
Supply input for high-side NFET gate driver (boost terminal). Connect capacitor from this pin to LL-node. An
VBST 14 I internal PN diode is connected between V5DRV to this pin. Designer can add external Schottky diode if
forward drop is critical to drive the power NFET.
VFB 5 I SMPS voltage feedback input. Connect the resistor divider here for adjustable output.
Connect to SMPS output. This terminal serves two functions: output voltage monitor for on-time adjustment,
VOUT 3 I
and input for the output discharge switch.
5-V Power supply input for FET gate drivers. Internally connected to VBST by a PN diode. Connect 1 μF or
V5DRV 10 I
more between this pin and PGND to support instantaneous current for gate drivers.
5-V Power supply input for all the control circuitry except gate drivers. Supply 5-V ramp rate should be 17
V5FILT 4 I mV/μs or less and Tj < 85°C to secure safe start-up of the internal reference circuit. Apply RC filter consists of
300 Ω + 1 μF or 100 Ω + 4.7 μF at the pin input.

Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Links: TPS51117
TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015 www.ti.com

6 Specifications
6.1 Absolute Maximum Ratings (1)
MIN MAX UNIT
VBST –0.3 36
VBST (with respect to LL) –0.3 6
Input voltage EN_PSV, TRIP, V5DRV, V5FILT –0.3 6 V
VOUT –0.3 6
TON –0.3 6
DRVH –1 36
DRVH (with respect to LL) –0.3 6
Output voltage LL –1 30 V
PGOOD, DRVL –0.3 6
PGND –0.3 0.3
TA Operating free-air temperature –40 85 °C
TJ Junction temperature –40 125 °C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds 260 °C
Tstg Storage temperature –55 150 °C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
Supply input voltage 4.5 5.5 V
VBST 4.5 34
VBST (with respect to LL) 4.5 5.5
Input voltage EN_PSV, TRIP, V5DRV, V5FILT –0.1 5.5 V
VOUT –0.1 5.5
TON –0.1 5.5
DRVH –0.8 34
DRVH (with respect to LL) –0.1 5.5
Output voltage LL –0.8 28 V
PGOOD, DRVL –0.1 5.5
PGND –0.1 0.1
Operating free-air temperature, TA –40 85 °C

4 Submit Documentation Feedback Copyright © 2005–2015, Texas Instruments Incorporated

Product Folder Links: TPS51117

 TPS51117
www.ti.com SLVS631C – DECEMBER 2005 – REVISED MAY 2015

6.3 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SUPPLY CURRENT
V5FILT + V5DRV current, PWM, EN_PSV =
IV5FILTPWM Supply current 400 750 μA
float, VFB = 0.77 V, LL = –0.1 V
V5FILT + V5DRV current, auto-skip, EN_PSV =
IV5FILTSKIP Supply current 250 470 μA
5 V, VFB = 0.77 V, LL = 0.5 V
IV5DRVSDN V5DRV shutdown current V5DRV current, EN_PSV = 0 V 0 1 μA
IV5FILTSDN V5FILT shutdown current V5FILT current, EN_PSV = 0 V 4.5 7.5 μA
VOUT AND VFB VOLTAGES
VOUT Output voltage Adjustable output range 0.75 5.5 V
VVFB VFB regulation voltage 750 mV
TA = 25°C, bandgap initial accuracy –0.9% 0.9%
VFB regulation voltage
VVFB_TOL TA = 0°C to 85°C –1.3% 1.3%
tolerance
TA = –40°C to 85°C –1.6% 1.6%
IVFB VFB input current VFB = 0.75 V, absolute value 0.02 0.1 μA
RDischg VOUT discharge resistance EN_PSV = 0 V, VOUT = 0.5 V 20 32 Ω
ON-TIME TIMER AND INTERNAL SOFT-START
TONN Nominal on-time VLL = 12 V, VOUT = 2.5 V, RTON = 250 kΩ 750 ns
TONF Fast on-time VLL = 12 V, VOUT = 2.5 V, RTON = 100 kΩ 264 330 396 ns
TONS Slow on-time VLL = 12 V, VOUT = 2.5 V, RTON = 400 kΩ 1169 ns
TON(MIN) Minimum on-time VOUT = 0.75 V, RTON = 100 kΩ to 28 V (1) 80 110 140 ns
VFB = 0.7 V, LL = –0.1 V,
TOFF(MIN) Minimum off-time 440 ns
TRIP = open
Time from EN_PSV > 3 V to VFB regulation
TSS Internal soft-start time 0.82 1.2 1.5 ms
value = 0.735 V
OUTPUT DRIVERS
Source, VVBST-DRVH = 0.5 V 5 7
RDRVH DRVH resistance Ω
Sink, VDRVH-LL = 0.5 V 1.5 2.5
Source, VV5DRV-DRVL = 0.5 V 5 7
RDRVL DRVL resistance Ω
Sink, VDRVL-PGND = 0.5 V 1.5 2.5
DRVH-low (DRVH = 1 V) to DRVL-high
10 20 50 ns
(DRVL = 4 V), LL = –0.05 V
TD Dead time
DRVL-low (DRVL = 1 V) to DRVH-high
30 40 60 ns
(DRVH = 4 V), LL = –0.05 V
INTERNAL BST DIODE
VFBST Forward voltage VV5DRV-VBST, IF = 10 mA, TA = 25°C 0.7 0.8 0.9 V
IVBSTLK VBST leakage current VBST = 34 V, LL = 28 V 0.1 1 μA
UVLO/LOGIC THRESHOLD
Wake up 3.7 3.9 4.1 V
VUVLO V5FILT UVLO Threshold
Hysteresis 200 300 400 mV
EN_PSV low 0.7 1.0 1.3 V
Hysteresis 150 200 250 mV
VEN_PSV EN_PSV logic input voltage EN_PSV float (set PWM_only mode) 1.7 1.95 2.25 V
EN_PSV high (set Auto_skip mode) 2.4 2.65 2.9 V
Hysteresis 100 175 250 mV
IEN_PSV EN_PSV source current EN_PSV = GND, absolute value (2) 1 μA

(1) Design constraint, ensure actual on-time is larger than the maximum value (that is, design RTON such that the minimum tolerance is 100
kΩ).
(2) Ensured by design. Not production tested.

Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Links: TPS51117
TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015 www.ti.com

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
POWERGOOD COMPARATOR
PG in from lower (PGOOD goes high) 92.5% 95% 97.5%
PG low hysteresis (PGOOD goes low) –4% –5.5% –7%
VTHPG PG threshold
PG in from higher (PGOOD goes high) 102% 105% 107%
PG high hysteresis (PGOOD goes low) 4% 5.5% 7%
IPGMAX PG sink current PGOOD = 0.5 V 2.5 7.5 mA
TPGDEL PG delay Delay for PGOOD in 45 63 85 μs
CURRENT SENSE
ITRIP TRIP source current VTRIP < 0.3 V, TA = 25°C 9 10 11 μA
TCITRIP ITRIP temperature coefffecient On the basis of 25°C 4500 ppm/°C
Current limit threshold range
VRtrip VTRIP-GND voltage (2), all temperatures 30 200 mV
setting range
Overcurrent limit comparator
VOCLoff (VTRIP-GND-VPGND-LL) voltage VTRIP-GND = 60 mV –10 0 10 mV
offset
Negative overcurrent limit (VTRIP-GND-VLL-PGND) voltage VTRIP-GND = 60 mV,
VUCLoff –9.5 0.5 10.5 mV
comparator offset EN_PSV = float
VZCoff Zero crossing comparator offset VPGND-LL voltage, EN_PSV = 3.3 V –9.5 0.5 10.5 mV
UNDERVOLTAGE AND OVERVOLTAGE PROTECTION
VOVP VFB OVP trip threshold OVP detect 111% 115% 119%
(2)
TOVPDEL VFB OVP propagation delay See 1.5 μs
UVP detect 65% 70% 75%
VUVP VFB UVP trip threshold
Hysteresis 10%
TUVPDEL VFB UVP delay 22 32 42 μs
TUVPEN UVP enable delay After 1.7 × TSS, UVP protection engaged 1.4 2 2.6 ms
THERMAL SHUTDOWN
Shutdown temperature (2) 160
TSDN Thermal shutdown threshold °C
Hysteresis (2) 12

6 Submit Documentation Feedback Copyright © 2005–2015, Texas Instruments Incorporated

Product Folder Links: TPS51117

 TPS51117
www.ti.com SLVS631C – DECEMBER 2005 – REVISED MAY 2015

6.4 Typical Characteristics

800 8

700 7

IV5FILT_SHDN - Shutdown Current - mA

IV5FILTPWM - Supply Current - mA

600 6

500 5

400 4

300 3

200 2

1
100

0 0
-50 0 50 100 150 -50 0 50 100 150
TJ - Junction Temperature - ºC TJ - Junction Temperature - ºC

Figure 1. PWM Supply Current vs Junction Temperature Figure 2. V5FILT Shutdown Current vs Junction
Temperature
16 130

OVP
120

VOVP, VUVP - OVP/UVP Threshold - %

14
ITRIP - TRIP Source Current - mA

110
12
100

10 90

80
8
UVP
70
6
60

4 50
-50 0 50 100 150
-50 0 50 100 150
TJ - Junction Temperature - º C TJ - Junction Temperature - ºC

Figure 3. Trip Current vs Junction Temperature Figure 4. OVP/UVP Threshold vs Junction Temperature
800 500
VI = 15 V, IO = 2 A,
700 PWM Mode 450 PWM Mode
VO = 1.05 V
400
fsw - Switching Frequency - kHz
fsw - Switching Frequency - kHz

600
350
500
300
VO = 2.5 V
400 250

300 200

VO = 2.5 V 150
200
100
100
50
VO = 1.05 V
0 0
100 200 300 400 500 600 700 5 9 13 17 21 25
RTON - TON Resistance - kW VI - Input Voltage - V

Figure 5. Measured Switching Frequency vs Ton Resistance Figure 6. Switching Frequency vs Input Voltage

Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Links: TPS51117
TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015 www.ti.com

Typical Characteristics (continued)

450 450

400 400

fsw - Switching Frequency - kHz

fsw - Switching Frequency - kHz

350 350
PWM Only
PWM Only
300 300

250 250

200 200

150 150

100 100

50 50 Auto Skip
Auto Skip
0
0
0.001 0.010 0.100 1.000 10.000 0.001 0.010 0.1 1 10
IO - Output Current - A IO - Output Current - A

Figure 7. Switching Frequency vs Output Current (1.05 V) Figure 8. Switching Frequency vs Output Current (2.5 V)
1.07 2.54

1.06 2.52
VO - Output Voltage - V

VO - Output Voltage - V
PWM Only
PWM Only
1.05 2.50

Auto Skip Auto Skip

1.04 2.48

1.03 2.46
0 2 4 6 8 10 0 2 4 6 8 10
IO - Output Current - A IO - Output Current - A

Figure 9. 1.05-V Output Voltage vs Output Current Figure 10. 2.5-V Output Voltage vs Output Current
1.07 2.54

1.06 2.52
VO - Output Voltage - V
VO - Output Voltage - V

1.05 IO = 10 A IO = 10 A
2.50

IO = 0 A IO = 0 A
1.04 2.48

Auto Skip
Auto Skip
1.03 2.46
5 9 13 17 21 25 5 9 13 17 21 25
VI - Input Voltage - V VI - Input Voltage - V

Figure 11. 1.05-V Output Voltage vs Input Voltage Figure 12. 2.5-V Output Voltage vs Input Voltage

8 Submit Documentation Feedback Copyright © 2005–2015, Texas Instruments Incorporated

Product Folder Links: TPS51117

 TPS51117
www.ti.com SLVS631C – DECEMBER 2005 – REVISED MAY 2015

Typical Characteristics (continued)

100 100

90 Auto Skip 90

80 80 VI = 8 V
VI = 12 V

h - Efficiency - %
70 VI = 8 V 70 VI = 8 V
h - Efficiency - %

60 VI = 12 V VI = 8 V 60 VI = 20 V
VI = 12 V
50 50
VI = 20 V VI = 12 V
40 40
VI = 20 V
30 30
VI = 20 V
20 20

PWM Only PWM Only

10 10
fsw = 350 kHz fsw = 300 kHz
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
IO - Output Current - A IO - Output Current - A

Figure 13. 1.05-V Efficiency vs Output Current Figure 14. 2.5-V Efficiency vs Output Current

VO (50 mV/div)
VO (50 mV/div)

IIND (5 A/div) IIND (5 A/div)

IO (5 A/div)
IO (5 A/div)

t - Time - 10 ms/div t - Time - 10 ms/div

Figure 15. 1.05-V Load Transient Response Figure 16. 2.5-V Load Transient Response

VO (20 mV/div)

VO (20 mV/div)

LL (10 V/div) LL (10 V/div)

DRVL (5 V/div) DRVL (5 V/div)

EN_PSV (5 V/div)
EN_PSV (5 V/div)

Figure 17. Mode Transition Figure 18. Mode Transition

Auto-Skip to PWM PWM to Auto-Skip

Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 9

Product Folder Links: TPS51117
TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015 www.ti.com

7 Detailed Description

7.1 Overview
The TPS51117 is a synchronous buck controller for POL voltage regulation in notebook PC applications. The
controller is dedicated for the operation of the Adaptive On-Time D-CAP mode. This mode provides ease-of-use,
low external component count, and fast transient response. Auto-skip mode for high efficiency down to the
milliampere load range, or PWM-only mode for low-noise operation is selectable.

7.2 Functional Block Diagram

2.9

3.9 /3.6

48

10 Submit Documentation Feedback Copyright © 2005–2015, Texas Instruments Incorporated

Product Folder Links: TPS51117

 TPS51117
www.ti.com SLVS631C – DECEMBER 2005 – REVISED MAY 2015

7.3 Feature Description

7.3.1 PWM Frequency and Adaptive On-Time Control
The TPS51117 employs an adaptive on-time control scheme and does not have a dedicated oscillator onboard.
However, the device emulates a constant frequency by feed-forwarding the input and output voltages into the on-
time one-shot timer. The ON time is controlled inverse proportional to the input voltage, and proportional to the
output voltage, so that the duty ratio is kept as VOUT/VIN technically with the same cycle time. Equation 1 shows a
simplified calculation of the ON time.
æ ö
TON = 19 ´ 10-12 ´ RTON çç ( ) OUT
2/3 V + 100 mV ÷
+ 50 ns
÷
è VIN ø (1)
Here, RTON is the external resistor connected from TON pin to the LL node. In the equation, 19 pF represents the
internal timing capacitor with some typical parasitic capacitance at the TON pin. Also, 50 ns is the turnoff delay
time contributed by the internal circuit and that of the high-side MOSFET. Although this equation provides a good
approximation with which to begin, the accuracy depends on each design and selection of the high-side
MOSFET. Figure 19 shows the relationship of RTON to the switching frequency.
700
VIN = 15 V,
600 VOUT = 2.5 V,
PWM

500
f - Frequency - kHz

400

300

200

100

0
100 200 300 400 500 600
RTON - kW

Figure 19. Switching Frequency vs RTON

The TPS51117 does not have a pin connected to VIN, but the input voltage information comes from the switch
node (LL node) during the ON-state. An advantage of LL monitoring is that the loss in the high-side NFET is now
a part of the ON-time calculation, thereby making the frequency more stable with load.
Another consideration about frequency is jitter. Jitter may be caused by many reasons, but the constant on-time
D-CAP mode scheme has some amount of inherent jitter. Because the output voltage ripple height is in the
range of a couple of tens of millivolts. A millivolt order of noise on the feedback signal can affect the frequency by
a few to ten percent. This is normal operation and has little harm to the power supply performance.

7.3.2 Low-Side Driver

The low-side driver is designed to drive high-current, low RDS(on) N-channel MOSFETs. The drive capability is
represented by its internal resistance, which is 5 Ω for V5DRV to DRVL and 1.5 Ω for DRVL to PGND. A dead
time to prevent shoot-through is internally generated between high-side MOSFET off to low-side MOSFET on,
and low-side MOSFET off to high-side MOSFET on. A 5-V bias voltage is delivered from V5DRV supply. The
average drive current is calculated by the FET gate charge at Vgs = 5 V times the switching frequency. The
instantaneous drive current is supplied by an input capacitor connected between V5DRV and GND.

Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 11

Product Folder Links: TPS51117
TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015 www.ti.com

Feature Description (continued)

7.3.3 High-Side Driver
The high-side driver is designed to drive high-current, low RDS(on) N-channel MOSFET(s). When configured as a
floating driver, 5-V bias voltage is delivered from V5DRV supply. An internal PN diode is connected between
V5DRV to VBST. The designer can add an external Schottky diode if forward drop is critical to drive the high-side
NFET or to achieve the last 1% efficiency improvement. The average drive current is also estimated by the gate
charge at Vgs = 5 V times the switching frequency. The instantaneous drive current is supplied by the flying
capacitor between the VBST pin and LL pin. The drive capability is represented by its internal resistance, which
is 5 Ω for VBST to DRVH and 1.5 Ω for DRVH to LL.

7.3.4 Soft-Start
The TPS51117 has an internal, 1.2-ms, voltage servo soft-start with overcurrent limit. When the EN_PSV pin
becomes high, an internal DAC begins ramping up the reference voltage to the error amplifier. Smooth control of
the output voltage is maintained during start-up.

7.3.5 Powergood
The TPS51117 has powergood output. PGOOD is an open-drain 7.5-mA pulldown output. This pin should be
typically connected to a 5-V power supply node through a 100-kΩ resistor. The powergood function is activated
after the soft start has finished. If the output voltage becomes within ±5% of the target value, internal
comparators detect the power good state and the powergood signal becomes high after a 64-μs internal delay. If
the output voltage goes outside ±10% of the target value, the powergood signal becomes low immediately.

7.3.6 Output Discharge Control (Soft-Stop)

The TPS51117 discharges output when EN_PSV is low or the converter is in a fault condition (UVP, OVP,
UVLO, or thermal shutdown). The TPS51117 discharges output using an internal 20-Ω MOSFET, which is
connected to VOUT and PGND. The discharge time-constant is a function of the output capacitance and
resistance of the discharge transistor.

7.3.7 Overcurrent Limit

The TPS51117 has cycle-by-cycle overcurrent limiting control. Inductor current is monitored during the OFF-state
and the controller keeps the OFF-state when inductor current is larger than the overcurrent trip level. To provide
both good accuracy and a cost-effective solution, the TPS51117 supports temperature compensated MOSFET
RDS(on) sensing. The TRIP pin should be connected to GND through the trip voltage setting resistor, RTRIP. The
TRIP terminal sources 10-μA ITRIP current, and the trip level is set to the OCL trip voltage, VTRIP as in the
following equation.
VTRIP (mV) = RTRIP (kW ) ´ 10 (mA ) (2)
Inductor current is monitored by the voltage between the PGND pin and the LL pin so the LL pin should be
connected to the drain terminal of the low-side MOSFET. ITRIP has 4500 ppm/°C temperature coefficient to
compensate the temperature dependency of the RDS(on). PGND is used as the positive current sensing node so
PGND should be connected to the source terminal of the bottom MOSFET.
As the comparison is done during the OFF-state, VTRIP sets the valley level of the inductor current. Thus, the load
current at overcurrent threshold, Iocp, can be calculated as follows;
V 1 (V - VOUT )´ VOUT
Iocp = VTRIP / RDS(on) + IRIPPLE / 2 = TRIP + ´ IN
RDS(on) 2 ´ L ´ ƒ VIN (3)
In an overcurrent condition, the current to the load exceeds the current to the output capacitor, thus the output
voltage tends to fall. Eventually, the output voltage crosses the undervoltage protection threshold and shutdown.

12 Submit Documentation Feedback Copyright © 2005–2015, Texas Instruments Incorporated

Product Folder Links: TPS51117

 TPS51117
www.ti.com SLVS631C – DECEMBER 2005 – REVISED MAY 2015

Feature Description (continued)

7.3.8 Negative Overcurrent Limit (PWM-Only Mode)
The TPS51117 also supports cycle-by-cycle negative overcurrent limiting in PWM-only mode. The overcurrent
limit is set to be negative but is the same absolute value as the positive overcurrent limit. If output voltage
continues to rise, the bottom MOSFET stays on, thus inductor current is reduced and reverses direction after it
reaches zero. When there is too much negative current in the inductor, the bottom MOSFET is turned off and the
current flows to VIN through the body diode of the top MOSFET. Because this protection reduces current to
discharge the output capacitor, output voltage tends to rise, eventually hitting the overvoltage protection
threshold and shutdown. To prevent false OVP from triggering, the bottom MOSFET is turned on again 400 ns
after it is turned off. If the device hits the negative overcurrent threshold again before output voltage is
discharged to the target level, the bottom MOSFET is turned off and the process repeats, which is called NOCL
Buzz. The device ensures maximum allowable discharge capability when output voltage continues to rise. On the
other hand, if the output voltage is discharged to the target level before the NOCL threshold is reached, the
bottom MOSFET is turned off, the top MOSFET is then turned on, and the device resumes normal operation.

7.3.9 Overvoltage Protection

The TPS51117 monitors a resistor divided feedback voltage to detect overvoltage and undervoltage condition.
When the feedback voltage becomes higher than 115% of the target value, the top MOSFET is turned off and
the bottom MOSFET is turned on immediately. The output is also discharged by the internal 20-Ω transistor.
Also, the TPS51117 monitors VOUT terminal voltage directly and if it becomes greater than 5.75 V, it turns off
the top MOSFET driver.

7.3.10 Undervoltage Protection

When the feedback voltage becomes lower than 70% of the target value, the UVP comparator output goes high
and an internal UVP delay counter begins counting. After 32 μs, the TPS51117 latches off the high-side and low-
side MOSFETs and discharges the output with the internal 20-Ω transistor. This function is enabled after 2 ms
from when EN_PSV is brought high, that is, UVP is disabled during start-up.

7.3.11 Start-Up Sequence

Referring to Figure 20 which shows the timing sequence, to ensure the proper start-up of the TPS51117, always
ensure that VEN_PSV is less or equal to that of VV5FILT prior to VV5FILT reaching VUVLO.

5V UVLO
V5DRV
V5FILT

EN_PSV

VOUT

PGOOD

t – Time UDG-09142

Figure 20. Start-Up Timing Sequence

Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 13

Product Folder Links: TPS51117
TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015 www.ti.com

Feature Description (continued)

7.3.12 UVLO Protection
The TPS51117 has V5FILT undervoltage lockout protection (UVLO). When the V5FILT voltage is lower than the
UVLO threshold voltage, the TPS51117 is shut off. This is a nonlatched protection.

7.3.13 Thermal Shutdown

The TPS51117 monitors the temperature of itself. If the temperature exceeds the threshold value (typically
160°C), the TPS51117 shuts itself off. Both top and bottom gate drivers are tied low with output discharged
through the VOUT terminal. This is also a nonlatched protection. The device recovers once the temperature has
decreased approximately 12°C.

7.4 Device Functional Modes

7.4.1 PWM Operation
The main control loop of the TPS51117 is designed as an adaptive on-time pulse width modulation (PWM)
controller. It supports proprietary D-CAP Mode that uses an internal compensation circuit and is suitable for
minimal external component count configuration when an appropriate amount of ESR at the output capacitor(s) is
allowed. Basic operation of D-CAP Mode can be described as follows.
At the beginning of each cycle, the synchronous high-side MOSFET is turned on, or becomes ON-state. This
MOSFET is turned off, or becomes OFF-state, after the internal one-shot timer expires. This one-shot is
determined by VIN and VOUT to keep the frequency fairly constant over the input voltage range at steady-state,
hence it is called adaptive on-time control or fixed frequency emulated on-time control (see PWM Frequency and
Adaptive On-Time Control). The MOSFET is turned on again when both feedback information, monitored at VFB
voltage, indicates insufficient output voltage and inductor current information indicates below the overcurrent
limit. Repeating the operation in this manner, the controller regulates the output voltage. The synchronous low-
side or rectifying MOSFET is turned on each OFF-state to keep the conduction loss to a minimum.
The TPS51117 supports selectable PWM-only and auto-skip operation modes. If EN_PSV is grounded, the
switching regulator is disabled. If the EN_PSV pin is connected to 3.3 V or 5 V, the regulator is enabled with
auto-skip mode selected. The rectifying MOSFET is turned off when inductor current information detects zero
level. This enables a seamless transition to reduced frequency operation during a light-load condition so that high
efficiency is maintained over a broad range of load currents. If the EN_PSV pin is floated, it is internally pulled up
to 1.95 V, and the regulator is enabled with PWM-only mode selected. The rectifying MOSFET is not turned off
when inductor current reaches zero. The converter runs forced continuous conduction mode for the entire load
range. System designers may want to use this mode to avoid a certain frequency during a light-load condition but
with the cost of low efficiency. However, be aware the output has the capability to both source and sink current in
this mode. If the output terminal is connected to a voltage source higher than the target of the regulator, the
converter sinks current from the output and boosts the charge into the input capacitor. This may cause
unexpected high voltage at VIN and may damage the power FETs.
DC output voltage can be set by the external resistor divider as follows (refer to Figure 21, Figure 24, and
Figure 25).
æ R ö
VOUT = ç 1 + 1 ÷ ´ 0.75 V
è R2 ø (4)

7.4.2 Light-Load Condition With Auto-Skip Function

If auto-skip mode is selected, the TPS51117 automatically reduces the switching frequency during a light-load
condition to maintain high efficiency. This reduction of frequency is achieved smoothly and without an increase of
Vout ripple or load regulation. Detailed operation is described as follows. As the output current decreases from a
heavy load condition, the inductor current is also reduced and eventually comes to the point that its valley
touches zero current, which is the boundary between continuous conduction and discontinuous conduction
modes. The rectifying MOSFET is turned off when this zero inductor current is detected. Because the output
voltage is still higher than the reference at this moment, both high-side and low-side MOSFETs are turned off
and wait for the next cycle. As the load current decreases further, the converter runs in discontinuous conduction

14 Submit Documentation Feedback Copyright © 2005–2015, Texas Instruments Incorporated

Product Folder Links: TPS51117

 TPS51117
www.ti.com SLVS631C – DECEMBER 2005 – REVISED MAY 2015

Device Functional Modes (continued)

mode, taking longer time to discharge the output capacitor below the reference voltage. The ON time is kept the
same as during the heavy load condition. In reverse, when the output current increases from a light load to a
heavy load, the switching frequency increases to the preset value as the inductor current reaches to the
continuous conduction. The transition load point to light-load operation, IOUT(LL) (that is, the threshold between
continuous and discontinuous conduction mode), can be calculated as follows:
1 (V - VOUT )´ VOUT
IOUT(LL) = ´ IN
2 ´ L ´ ƒSW VIN
where
• f sw is the PWM switching frequency (5)
Switching frequency versus output current in the light-load condition is a function of L, f sw, VIN and VOUT, but it
decreases almost proportional to the output current from the IOUT(LL) given in Equation 5. For example, it is about
60 kHz at IOUT(LL)/5 if the PWM switching frequency is 300 kHz.

Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 15

Product Folder Links: TPS51117
TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015 www.ti.com

8 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS51117 is a cost-effective, synchronous buck controller for POL voltage regulation in notebook PC
applications. The controller is dedicated for Adaptive On-Time D-CAP Mode operation. Use the following design
procedure to select component values for each device.

8.2 Typical Application

A buck converter system using D-CAP Mode can be simplified as shown in Figure 21.

VIN

R1
DRVH
Lx
VFB PWM Control
- Logic
and
+ Driver IL Ic
DRVL Io
R2 +
0.75V
ESR

Vc RL
Voltage Divider Switching Modulator
Co
Output Capacitor

Figure 21. Simplified Diagram of the Modulator

8.2.1 Design Requirements

For this design example, use Table 1 as the input parameters.

Table 1. Design Parameters

DESIGN PARAMETER EXAMPLE VALUE
Input Voltage Range 1.8 V to 28 V
Output Voltage 1.05 V
Output Current Rating 10 A

16 Submit Documentation Feedback Copyright © 2005–2015, Texas Instruments Incorporated

Product Folder Links: TPS51117

 TPS51117
www.ti.com SLVS631C – DECEMBER 2005 – REVISED MAY 2015

8.2.2 Detailed Design Procedure

8.2.2.1 D-CAP Mode Operation

The VFB voltage is compared with the internal reference voltage after the divider resistors. The PWM comparator
determines the timing to turn on the top MOSFET. The gain and speed of the comparator is high enough to keep
the voltage at the beginning of each on cycle (or the end of off cycle) substantially constant. The DC output
voltage may have line regulation due to ripple amplitude that slightly increases as the input voltage increases.
For loop stability, the 0 dB frequency, f 0, defined in Equation 6 must be lower than 1/4 of the switching
frequency.
1 ƒ
ƒO = £ SW
2P ´ ESR ´ Co 4 (6)
As f 0 is determined solely by the output capacitor characteristics, loop stability of D-CAP Mode is determined by
capacitor chemistry. For example, specialty polymer capacitors (SP-CAP) have Co in the order of several 100 μF
and ESR in range of 10 mΩ. These values make f 0 in the order of 100 kHz or less and the loop is stable.
However, ceramic capacitors have f0 at more than 700 kHz, which is not suitable for this operational mode.
Although D-CAP Mode provides many advantages such as ease-of-use, minimum external component
configuration, and extremely short response time, due to not employing an error amplifier in the loop, a sufficient
feedback signal must be provided by an external circuit to reduce the jitter level. The required signal level is
approximately 15 mV at the comparing point. This generates Vripple = (VOUT/0.75) × 15 mV at the output node.
The output capacitor ESR should meet this requirement.
The external component selection is simple in D-CAP Mode:
1. Determine the value of R1 and R2
The recommended R2 value is 10 kΩ to 100 kΩ. Calculate R1 by Equation 7.

R1 =
(V OUT
-0.75
)´ R2
0.75 (7)
2. Choose RTON
Switching frequency is usually determined by the overall view of the DC-DC converter design of: size,
efficiency or cost, and mostly dictated by external component constraints such as the size of inductor and/or
output capacitor. When an extremely low or high duty factor is expected, the minimum on-time or off-time
also must be considered to satisfy the required duty factor. Once the switching frequency is decided, RTON
can be determined by Equation 8 and Equation 9,
1 V
TON(max ) = ´ OUT
ƒ VIN(min) (8)

RTON
3
= ´
(
TON(max)-50ns
´
)
VIN(min)
[W]
2 19 ´ 10 -12
(VOUT + 150mV ) (9)
3. Choose inductor
A good starting point inductance value is where the ripple current is approximately 1/4 to 1/2 of the maximum
output current.

LIND =
1
´
(V
IN(max ) )
- VOUT ´ VOUT
=
3
´
(V
IN(max ) )
- VOUT ´ VOUT
IIND(ripple) ´ ƒ VIN(max) IOUT(max) ´ ƒ VIN(max )
(10)
For applications that require fast transient response with minimum VOUT overshoot, consider a smaller
inductance than above. The cost of a small inductance value is higher steady-state ripple, larger line
regulation, and higher switching loss.

Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 17

Product Folder Links: TPS51117
TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015 www.ti.com

The inductor also needs to have low DCR to achieve good efficiency, as well as enough room above peak
inductor current before saturation. The peak inductor current can be estimated in Equation 11.

IIND(peak ) =
VTRIP
+
1
´
( )
VIN(max ) - VOUT ´ VOUT
RDS(on ) L ´ ƒ VIN(max )
(11)
4. Choose output capacitor(s)
Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. Determine ESR to
meet the required ripple voltage above. A quick approximation is shown in Equation 12.
VOUT ´ 0.015 VOUT
ESR = » ´ 60 [mW ]
Iripple ´ 0.75 IOUT(max) (12)
5. Choose MOSFETs
Loss-less current sensing and overcurrent protection of the TPS51117 is determined by RDS(on) of the low-
side MOSFET. So, RDS(on) times the inductor current value at the overcurrent point should be in the range of
30 mV to 200 mV for the entire operational temperature range. Assuming a 20% guard band, RDS(on) in
Equation 13 should satisfy the full temperature range.
30mV 200mV
£ RDS(on) £
1.2 ´ IOUT(max) - 0.5 ´ Iripple 1.2 ´ IOUT(max) - 0.5 ´ Iripple (13)
6. Choose Rtrip
Once the low-side FET is decided, select an appropriate Rtrip value that provides Vtrip equal to RDS(on) times
Ipeak.
7. LPF for V5FILT
To reject high-frequency noise and also secure safe start-up of the internal reference circuit, apply 1 μF of
MLCC closely at the V5FILT pin with a 300-Ω resistor to create a LPF between +5-V supply and the pin.
8. VBST capacitor, VBST diode
Apply 0.1-μF MLCC between VBST and the LL node as the flying capacitor for the high-side FET driver. The
TPS51117 has its own boost diode onboard between V5DRV and VBST. This is a PN junction diode and
strong enough for most typical applications. However, in case efficiency has priority over cost, the designer
may add a Schottky diode externally to improve gate drive voltage of the high-side FET. A Schottky diode
has a higher leakage current, especially at high temperature, than a PN junction diode. A low-leakage diode
should be selected in order to maintain VBST voltage during low-frequency operation in skip mode.

Table 2. Typical Application Circuit Components

SYMBOL SPECIFICATION MANUFACTURER PART NUMBER
C1A, C1B 470 μF, 2.5 V, 12 mΩ SANYO 2R5TPE470MC
C2 10 μF, 25 V, 2 pcs Murata GRM31CR61E106KA12B
L1 1.0 μH Vishay, Toko IHLP-5050, FDA1254-1R0M
Q1 30 V, 13 mΩ International Rectifier IRF7821
Q2 30 V, 5.8 mΩ International Rectifier IRF8113
R4 8.06 kΩ — Std

18 Submit Documentation Feedback Copyright © 2005–2015, Texas Instruments Incorporated

Product Folder Links: TPS51117

 TPS51117
www.ti.com SLVS631C – DECEMBER 2005 – REVISED MAY 2015

8.2.3 Application Curves

EN_PSV (2 V/div)
EN_PSV (2 V/div)
VO (1 V/div)

VO (1 V/div)

PGOOD (5 V/div) PDOOD (5 V/div)

DRVL (5 V/div)

t - Time - 1 ms/div t - Time - 10 ms/div

Figure 22. 2.5-V Start-Up Waveforms Figure 23. 2.5-V Shutdown Waveforms

Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 19

Product Folder Links: TPS51117
TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015 www.ti.com

8.3 System Examples

+5V +

TPS51117PW C4 + +VBAT
0.1mF C2
EN_PSV 1 EN_PSV VBST 14 2 0 mF
R3 Q1
L1
2 TON DRVH 13
249k W 1.0mH
VO
3 VOUT LL 12 +
R5 300W 1.05V/10A
R4 R1
4 V5FILT TRIP 11 8.5kW
R6
100kW C3 GND C1A C1B
1mF 5 VFB V5DRV 10
Q2 R2
PGOOD 6 PGOOD DRVL 9 22k W

7 GND PGND 8 - PGND

GND

Figure 24. 1.05-V/10-A Application from VBAT (PW Package)

+5V +

TPS51117RGY + +VBAT
EN_PSV
1 14 C4 C2
EN_PSV VBST 0.1mF 20mF
R3 Q1
L1
2 TON DRVH 13
249kW 1.0mH
R5 VO
3 VOUT LL 12 +
300W 1.05V/10A
R4 R1
R6 4 V5FILT TRIP 11
100kW 8.5kW
C3 GND C1A C1B
1mF 5 VFB V5DRV 10

Q2 R2
PGOOD 6 PGOOD DRVL 9 22kW
GND PGND - PGND
7 8

GND

Figure 25. 1.05-V/10-A Application from VBAT (RGY Package)

20 Submit Documentation Feedback Copyright © 2005–2015, Texas Instruments Incorporated

Product Folder Links: TPS51117

 TPS51117
www.ti.com SLVS631C – DECEMBER 2005 – REVISED MAY 2015

9 Power Supply Recommendations

The devices are designed to operate at 5 V (4.5 V to 5.5 V) supply from another regulator such as the Limit
TPS51120 or TPS51020. The conversion input can be either VBAT or a 5-V rail, ranging from 1.8 V to 28 V. In
order to reject high-frequency noise and also secure safe start-up of the internal reference circuit, apply 1 μF of
MLCC closely at the V5FILT pin with a 300-Ω resistor to create a LPF between 5-V supply and the pin.

10 Layout

10.1 Layout Guidelines

Certain points must be considered before starting a layout work using the TPS51117.
• Connect the RC low-pass filter from 5-V supply to V5FILT, 300 Ω and 1 μF are recommended. Place the filter
capacitor close to the device, within 12 mm (0.5 inches) if possible.
• Connect the overcurrent setting resistors from TRIP to GND close to the device, right next to the device, if
possible. The trace from TRIP to resistor and resistor to GND should avoid coupling to a high-voltage
switching node.
• The discharge path (VOUT) should have a dedicated trace to the output capacitor(s); separate from the
output voltage sensing trace, and use a 1.5-mm (60 mils) or wider trace with no loops. Make sure the
feedback current setting resistor (the resistor between VFB to GND) is tied close to the device GND. The
trace from this resistor to the VFB pin should be short and thin. Place on the component side and avoid vias
between this resistor and the device.
• Connections from the drivers to the respective gate of the high-side or the low-side MOSFET should be as
short as possible to reduce stray inductance. Use a 0.65-mm (25 mils) or wider trace.
• All sensitive analog traces and components such as VOUT, VFB, GND, EN_PSV, PGOOD, TRIP, V5FILT,
and TON should be placed away from high-voltage switching nodes such as LL, DRVL, DRVH or VBST to
avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and
components.
• Gather the ground terminals of the VIN capacitor(s), VOUT capacitor(s), and the source of the low-side
MOSFETs as close as possible. GND (signal ground) and PGND (power ground) should be connected
strongly together near the device. The PCB trace defined as LL node, which connects to the source of the
high-side MOSFET, the drain of the low-side MOSFET, and the high-voltage side of the inductor, should be
as short and wide as possible.

Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 21

Product Folder Links: TPS51117
TPS51117
SLVS631C – DECEMBER 2005 – REVISED MAY 2015 www.ti.com

10.2 Layout Example

VIN
INPUT
CAPACITOR

EN_PSV

TON VBST DRVH

D
S

S
VOUT LL
SGND

D
S

S
V5FILT TRIP

D
S

S
VFB V5DRV

D
G

G
SGND PGOOD DRVL
PGND
GND

OUTPUT
CONNECTED
GND OUTPUT INDUCTOR
TO POWER CAPACITOR
GND ON
INTERNAL OR
BOTTOM
LAYER
VOUT

Figure 26. Layout Recommendation

10.3 Thermal Considerations

Power dissipation of the TPS51117 is mainly generated from the FET drivers. Average drive current can be
estimated by gate charge, Qg, times the switching frequency.
IG = Qg ´ ƒSW (14)
Qg is the charge needed to charge gate capacitance up to the V5DRV voltage of 5 V. Actual values are shown
on MOSFET datasheets provided by the manufacturer. Total power dissipation, therefore, to drive the top and
bottom MOSFETs can be calculated by the following equation Equation 15.

(
WDRIVE = VV5DRV ´ Qg(top ) + Qg(btm ) ) ´ƒ SW
(15)
This power plus a small amount of dissipation (less than 5 mW) from controller circuitry needs to be effectively
dissipated from the package. Maximum power dissipation allowed for the package is calculated by:
TJ(max) - TA(max)
WPKG =
RQJA
where
• TJ(max) is 125°C.
• TA(max) is the maximum ambient temperature in the system.
• RθJA is the thermal resistance from the silicon junction to the ambient. (16)
This thermal resistance strongly depends on board layout. The TPS51117 is assembled in a standard TSSOP
package and the heat mainly moves to the board through its leads.

22 Submit Documentation Feedback Copyright © 2005–2015, Texas Instruments Incorporated

Product Folder Links: TPS51117

 TPS51117
www.ti.com SLVS631C – DECEMBER 2005 – REVISED MAY 2015

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.

11.3 Trademarks
D-CAP, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
11.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 23

Product Folder Links: TPS51117
 PACKAGE OPTION ADDENDUM

www.ti.com 24-Aug-2018

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)

TPS51117PW ACTIVE TSSOP PW 14 90 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 51117

& no Sb/Br)
TPS51117PWR ACTIVE TSSOP PW 14 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 51117
& no Sb/Br)
TPS51117PWRG4 ACTIVE TSSOP PW 14 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 51117
& no Sb/Br)
TPS51117RGYR ACTIVE VQFN RGY 14 3000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 51117
& no Sb/Br)
TPS51117RGYT ACTIVE VQFN RGY 14 250 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 51117
& no Sb/Br)
TPS51117RGYTG4 ACTIVE VQFN RGY 14 250 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 51117
& no Sb/Br)

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 24-Aug-2018

(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 12-Aug-2015

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
TPS51117PWR TSSOP PW 14 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1
TPS51117RGYR VQFN RGY 14 3000 330.0 12.4 3.75 3.75 1.15 8.0 12.0 Q1
TPS51117RGYT VQFN RGY 14 250 180.0 12.4 3.75 3.75 1.15 8.0 12.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 12-Aug-2015

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TPS51117PWR TSSOP PW 14 2000 367.0 367.0 35.0
TPS51117RGYR VQFN RGY 14 3000 367.0 367.0 35.0
TPS51117RGYT VQFN RGY 14 250 210.0 185.0 35.0

Pack Materials-Page 2
 IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated