Scribd
Upload
133 views

Sta Lab2

STA lab 2

Uploaded by

Thi Nguyen
Copyright
© © All Rights Reserved
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
133 views

Sta Lab2

STA lab 2

Uploaded by

Thi Nguyen
Copyright
© © All Rights Reserved
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 5

Static Timing Analysis

Lab2: Understanding Delay Calculation

Objective
To study:
 Generating Endpoint slack diagram
 Generating delay calculation reports
 Understand delay calculation principle.

Laboratory task

1. Load Gate Level design into PrimeTime


2. Generate Histogram view of Endpoint slack
3. Perform manual delay calculation.

Supporting information for doing laboratory work

Laboratory work is performed on a gate level design generated by compiling given RTL code
(Listing 2.1) using Design Compiler (Fig 2.1). Sample SDC file is also provided as reference
(Listing 2.2).

Fig. 2.1. A Sample Circuit

Listing 2.1 Example Circuit RTL (circuit.v)


module circuit (a,b,c,d,e,clk,out);
input a;
input b;
input c;
input d;
input e;
input clk;
output out;
reg A;
reg B;
reg C;

assign f= ~(d&(c|b));
assign g=~e;

Synopsys University Courseware


Copyright © 2017 Synopsys, Inc. All rights reserved.
Developed by: Vazgen Melikyan
assign h= ~B|~(a&A);

assign out= ~( ~(B) & C);

always @ (posedge clk)


begin
A= f;
B= g;
C= h;
end

endmodule

Listing 2.2. Example Circuit Constraints (circuit.sdc)


set_load -pin_load 0.04 [get_ports {out}]

create_clock [get_ports clk] -period 10 -waveform {0 5}


set_clock_uncertainty 0.4 [get_clocks clk]
set_propagated_clock [get_clocks clk]
set_clock_transition -rise 0.8 [get_clocks clk]
set_clock_transition -fall 0.8 [get_clocks clk]
set_wire_load_model -name 8000
set_input_delay -clock clk 5 [get_ports a]
set_input_delay -clock clk 5 [get_ports b]
set_input_delay -clock clk 5 [get_ports c]
set_input_delay -clock clk 5 [get_ports d]
set_input_delay -clock clk 5 [get_ports e]
set_output_delay -clock clk 8 [get_ports {out}]

1. Loading Gate Level design into PrimeTime


First load design along with constraints into PrimeTime. Below is a sample script to it.

set link_path ../library/saed32rvt_tt1p05v25c.db


read_verilog ../results/circuit_gate.v
read_sdc ../source/circuit.sdc

2. Generating Histogram view of Endpoint slack


Using Timing->Histogram-> Endpoint slack generates endpoint slack diagram (Fig. 2) showing
number of endpoints with different values of slack. By selecting endpoint in the diagram, Path
Inspector window can be opened (Fig. 3) which represents timing report’s detailed information.

Fig. 2.2. Histogram view of Endpoint slack

Synopsys University Courseware


Copyright © 2017 Synopsys, Inc. All rights reserved.
Developed by: Vazgen Melikyan
Fig. 2.3. Path Inspector window

3. Delay Calculation principle


Both timing reports and Path inspector contain delay values for cells in increments of path delay.
These delay values are calculated based on lookup tables of delay provided for each cell. Lookup
tables contain cell delay values for several combination of input transition and output capacitance
values. To see actual calculation process for specific cell, the following command can be used:
report_delay_calculation -from {pin} -to {pin}

For example:
report_delay_calculation -from {U6/A} -to {U6/Y}command provides result similar
to the one below:

Library: 'saed32rvt_tt1p05v25c'
Library Units: 1ns 0.001pF 1000kOhm
Library Cell: 'INVX1_RVT'

arc sense: negative_unate


arc type: cell

Rise Delay

cell delay = 0.00823586


Table is indexed by
(X) input_pin_transition = 0

Synopsys University Courseware


Copyright © 2017 Synopsys, Inc. All rights reserved.
Developed by: Vazgen Melikyan
(Y) output_net_total_cap = 0.529409
Relevant portion of lookup table:
(X) 0.0160 (X) 0.0320
(Y) 0.5000 (Z) 0.0113 (Z) 0.0145
(Y) 1.0000 (Z) 0.0136 (Z) 0.0176

Z = A + B*X + C*Y + D*X*Y


A = 0.0066 B = 0.1520
C = 0.0030 D = 0.0960

Z = 0.00823586
scaling result for operating conditions
multiplying by 1 gives 0.00823586

In this report delay calculation for specific cell input to output delay is shown. Here for cell
'INVX1_RVT' delay calculation is reported. Input transition at cell is 0 and output capacitance is
0.52. Thus there is an excerpt from the lookup table shown for four closest delay values.

(X) input_pin_transition = 0
(Y) output_net_total_cap = 0.529409
Relevant portion of lookup table:
(X) 0.0160 (X) 0.0320
(Y) 0.5000 (Z) 0.0113 (Z) 0.0145
(Y) 1.0000 (Z) 0.0136 (Z) 0.0176

Based on these four values and knowing that delay function (Z) dependence on transition (X) and
output load (Y) can be expressed as Z = A + B*X + C*Y + D*X*Y(this is a result of approximation)
delay value for known X (0) and Y(0.52) can be calculated. To calculate A, B, C, D factors, there
is this system of equations:

Subtracting equations in the following order (2-1) and (4-3) will result in:

Subtract first equation from the second one to find D:

Replace the D value in the first equation to find the C factor:

To find A and B, replace the values of C and D into the (1) and (3) equations:

And finally for delay, there is:

Synopsys University Courseware


Copyright © 2017 Synopsys, Inc. All rights reserved.
Developed by: Vazgen Melikyan
Report
The report should have:
1. Design Compiler and PrimeTime scripts
2. The gate level circuit
3. Histogram view of Endpoint slack
4. Delay calculation steps for one of the paths
5. Brief summary.

Synopsys University Courseware


Copyright © 2017 Synopsys, Inc. All rights reserved.
Developed by: Vazgen Melikyan

You might also like