0% found this document useful (0 votes)
21 views

Scalar Pipeline Scheduling

Superscalar processors can be classified as either in-order issue or out-of-order issue based on how their dispatch units handle instruction issue. In-order issue processors issue instructions in the program order, which can lead to stalls when dependencies exist, while out-of-order issue processors do not stall on dependencies and provide better performance but require more complex hardware.

Uploaded by

elizabath saba
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
21 views

Scalar Pipeline Scheduling

Superscalar processors can be classified as either in-order issue or out-of-order issue based on how their dispatch units handle instruction issue. In-order issue processors issue instructions in the program order, which can lead to stalls when dependencies exist, while out-of-order issue processors do not stall on dependencies and provide better performance but require more complex hardware.

Uploaded by

elizabath saba
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 5

SuperScalar Pipeline Scheduling

Elizabath Saba
S7,CSE(23)
● Instruction issue and completion policies are critical to superscalar processor
performance.
● Based on the way a dispatch unit of superscalar processor issue the
instructions,superscalar architectures can be classified into
○ In-Order issue processor
○ Out-Of -Order issue processor
In-Order Issue processor
● Issue instructions in the order in which they appear in the program .
● Consider the below figure in which superscalar processor of degree 2 is
shown
● The pattern in which piece of code get executed is

● The first two instructions are fetched simultaneously and decoded and
scheduled for execution in parallel.
● Since add instruction has a raw dependency with the move instruction,it is
stalled for one cycle.
Out of order issue processor
● In out-of-order issue processor it would have not stalled the last load
instruction.
● It provides much better performance than in order issue processor.
● It requires much more complex hardware to implement.

You might also like