Scribd
Upload
389 views3 pages

DLD Lab 10-Analysis of Sequential Circuit With JK FlipFlop

This document describes a lab experiment on implementing and verifying a state machine using a JK flip-flop. The objectives are to use a JK flip-flop to implement a given sequential circuit, write the equations, and fill out the state table and draw the state diagram. Background information is provided on the JK flip-flop. The tasks are to implement the circuit with a JK flip-flop, write the equations, and fill out the state table and draw the state diagram. A circuit diagram of the sequential circuit using a JK flip-flop is shown. Tables are included for the state transition truth table and K-maps to be filled in. Equations are to be written from the K-maps.

Uploaded by

Ek Rah
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
389 views3 pages

DLD Lab 10-Analysis of Sequential Circuit With JK FlipFlop

This document describes a lab experiment on implementing and verifying a state machine using a JK flip-flop. The objectives are to use a JK flip-flop to implement a given sequential circuit, write the equations, and fill out the state table and draw the state diagram. Background information is provided on the JK flip-flop. The tasks are to implement the circuit with a JK flip-flop, write the equations, and fill out the state table and draw the state diagram. A circuit diagram of the sequential circuit using a JK flip-flop is shown. Tables are included for the state transition truth table and K-maps to be filled in. Equations are to be written from the K-maps.

Uploaded by

Ek Rah
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

Digital Logic Design

Lab 10: Analysis of Sequential Circuit with JK Flip-Flop

Objective:
Implementation & Verification of state machine using JK Flip-Flop
Equipment Used:
Trainer, 74LS76 (JK flip flop), basic gates.

Background Theory:
JK Flip-Flop

JK flip-flops are very similar to SR flip-flops. The J input is just like the S input in that when
asserted, it sets the flip-flop. Similarly, the K input is like the R input where it clears the flip-
flop when asserted. The only difference is when both inputs are asserted. For the SR flip-
flop, the next state is undefined, whereas, for the JK flip-flop, the next state is the inverse of
the current state. In other words, the JK flip-flop toggles its state when both inputs are
asserted.

Tasks:
 Implement the given sequential circuit with JK-Flip Flop
 Write down the equations
 Fill the state table for the implemented circuit and draw a state diagram

Circuit Diagram

Figure 10.1: sequential circuit with JK-Flip Flop

Page 1
Digital Logic Design

State Transition Table:


Fill in the following transition table
Truth Table for JK flip flop:
P.State Input=x N.State JB KB JA KA
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1

K-Maps:
Fill in the following K-Maps for the following outputs
JB:
00 01 11 10
X’ 0
X 1

KB:
00 01 11 10
X’ 0
X 1
JA:

00 01 11 10
X’ 0
X 1

KA:
00 01 11 10
X’ 0
X 1

Page 2
Digital Logic Design

OUTPUT:
00 01 11 10
X’ 0
X 1
Equations:
Write the equations derived from the K-Maps. Fill in the following Blanks.

JB: .

KB: .

JA: .

KA: .

Output: .
State Diagram:
Draw the state diagram:

Results and Discussion

Conclusion:

Page 3

You might also like