Scribd
Upload
308 views

Basics of CMOS Cell Design

1. The document discusses trends in deep submicron CMOS design as technology scales down to smaller dimensions. Key topics covered include basic cell design, device scale down, and frequency improvements. 2. As dimensions shrink, new effects arise that impact design such as increased leakage currents and reduced transistor drivability. Cell designs must address these second-order effects to maintain performance. 3. Device scaling also presents challenges as gate oxides thin and doping levels increase. This degrades reliability over time. Proper design techniques are needed to ensure robust operation at smaller scales.

Uploaded by

David Villamarin Rivera
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
308 views

Basics of CMOS Cell Design

1. The document discusses trends in deep submicron CMOS design as technology scales down to smaller dimensions. Key topics covered include basic cell design, device scale down, and frequency improvements. 2. As dimensions shrink, new effects arise that impact design such as increased leakage currents and reduced transistor drivability. Cell designs must address these second-order effects to maintain performance. 3. Device scaling also presents challenges as gate oxides thin and doping levels increase. This degrades reliability over time. Proper design techniques are needed to ensure robust operation at smaller scales.

Uploaded by

David Villamarin Rivera
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 12

DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1.

The technology scale down

1. General Trends

! "
#$# % &

1-1 E. Sicard, S. Delmas-Bendhia 14/06/05


DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1. The technology scale down

'
! ( )*+

,
"

' . / '
- (# (
( 0

)*+ (

,
'
( (
!
1

23 4 % # &#
( ) #$5
-

( (

# # #
# /

1-2 E. Sicard, S. Delmas-Bendhia 14/06/05


DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1. The technology scale down

# #
# / #/

!"# $ %

- 6 ' #$
&
#
( # 7
# / # / $
& ( #/ , 8'
, & 2 4

) #$+ & 9
: ; ! < 5 . , 8'
5&5

# 3 3-
! +
# , @3 !
!
# , @3 &('
= +=B
# , @3 = =B
= 5=B
# ?
'
= =B &'
# ?
=5 =. => >5 >. >= # +
A

() * +

1-3 E. Sicard, S. Delmas-Bendhia 14/06/05


DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1. The technology scale down

' #? $ ? #>C#
5.B , $ , D*-, 5
#3 $ 3 5 +) #$.
# -
)
0 > -
: ; D*-, & & #B 3 $ 3 5 =

, %

# 3 3- " , - +3
. 53
.#5, #3
' /
# 3 3- 5.B,
B+, #5=,
# , @3
D* #B,
+,
# , @3
#,
# , @3 5.B?

)
# ?
= =B => >5 >. >= # + C
A

0 1) 2 34" * +* +

1-4 E. Sicard, S. Delmas-Bendhia 14/06/05


DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1. The technology scale down

&! , - " 5 %

$ #$B :, ;
$
!E F @ * $8 ,
@@!*8, )1-'G * * $8 , *-, *
- , ' F - 0 ( , ' -0
,' - D @ D 2@ F ( , 4

2. The Device Scale Down


H F
#$C $ #>>
=/ #>>.
/ E #/ #$C
( .
#>>B 5 C &
C/ & /

1 /
5 = 5=B
&"67
= =B
# "6% +=B
&&"67 !
"67
! !
"67 0
8967
5 ! <
967
# *
.

= =B => >5 >. >= # + C


A
8)

1-5 E. Sicard, S. Delmas-Bendhia 14/06/05


DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1. The technology scale down

3. Frequency Improvements

) #$= ( $ $

: ; $ , $
:, ; !
H
! <
$
!

# 3G%

! <
!
# 3G% , ! CB.
"
% !
! , ! ...
+=B
# , G%
= =B B=G #B
"
= 5=B B=G #5
" %
B=G =
# ,G%
= =B => >5 >. >= # + C
A

/ :

4. Layers

( H
<DD
& 0 %
7

! " # $
%

# 5/ #>=B 5 . 5. .&. 5. #5

1-6 E. Sicard, S. Delmas-Bendhia 14/06/05


DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1. The technology scale down

C/ #>== 5 . 5 C&C . =
./ #>>5 #5 # &# B B
./ #>>+ . C #.&#. = .
5./ #>>B B 5. . #C&#C # 5.
#=/ #>>= B #= 5 &5 #. #=
#5/ 5 # B$= #5 5 55&5 #= #5
> 5 B$# # #= 5.&5 5 >
B. 5 . B$#5 = #B 5.&5 C

' ) ; - - * 35+

# 5/ , 8' $ $ , 8'
=/ , , 8'# 5/ →
, 5/ , 8'
#/ #$>

#
5
D

0, 8'

1 !$ !, 8' #/
. / (

< 0= ">5 ">50


"5?%

./ , 8' $ , 8' ./
, 8' & ,
, 8' ./ →
I . I , #/ , 8' ./
#$#

1-7 E. Sicard, S. Delmas-Bendhia 14/06/05


DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1. The technology scale down

0, 8'
!,8'
#/

01= ">5 @A 0
"5?%

, D , 8' #5/ &$


, 8' #5/ 5/
5/ ) #$## , 8' (
&

#/

!, 8' 0, 8'

2A - 0 =

5. Density

1-8 E. Sicard, S. Delmas-Bendhia 14/06/05


DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1. The technology scale down

,
-
, 8' ) #$#5
F
J
'
(

# 5/ ./

5
5 /

5
B /
#5/ >

5
+ /
5
# /

@4@2 #- B

, %
- $
$
#$# #5/ = 5 8
5 .+ >
( B /

1-9 E. Sicard, S. Delmas-Bendhia 14/06/05


DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1. The technology scale down

#5 .
> B.
= 5
. #5 C B #. 5 #=/ #5/
B/ ./ ./ 5./

B /
(

6. Design Trends

8
& # , (
D' G

&
,
'
# '

#
G
# <GD1 <

#
1
D
#
' ;
1
# ,

#>== #>># #>>+ #>>C 5 5 5 B A

( : #

<GD1 < :< ;


' & # #
) #$#+ * ' :' ;
& # # 0

1-10 E. Sicard, S. Delmas-Bendhia 14/06/05


DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1. The technology scale down

7. Market

' ( & #
K 5# & #.L *
F #>>C$#>>> 5 5
#>> $#>>.

, ( L
<<1

+L

5 L
4 -

$5 L A
= =B => >5 >. >= # + C

1 ; - - - 1B

Conclusion

$
& , 8' (
, D

References

:, ;3 @, I<1' F I @@@' 0M#B < + #>C.


:' -;2 4
:< ;2 4
:<GD1;2 4
:' ;2 4

1-11 E. Sicard, S. Delmas-Bendhia 14/06/05


DEEP SUBMICRON CMOS DESIGN – PART I - BASIC CELL DESIGN 1. The technology scale down

: ;2 (4
:, ;2 ( $ 4
: *';2 (4
: ;? I<1' , D I' $< 5 #

EXERCISES

# ! , 8'&& $
. N

5 D $ NE
#$

) 5D =/ 5./ ) B
% N

+ H #=
% ## & N

1-12 E. Sicard, S. Delmas-Bendhia 14/06/05

You might also like