S32 Design Studio 3.1: NXP Semiconductors
S32 Design Studio 3.1: NXP Semiconductors
Contents
1. Release Description.................................................................... 2
1.1. Release content................................................................. 2
2. What's New................................................................................ 2
2.1. New features..................................................................... 3
2.2 Bug fixes............................................................................3
3. System Requirements for Windows Host...................................3
3.1. Recommended configuration............................................ 3
3.2. Operational minimum configuration.................................3
3.3. Host operating system support..........................................3
4. System Requirements for Linux Host........................................ 4
4.1. Recommended configuration............................................ 4
4.2. Operational minimum configuration.................................4
4.3. Host operating system support..........................................4
5. Product Web Page...................................................................... 4
6. Installation and Licensing.......................................................... 4
7. Starting S32 Design Studio........................................................ 5
8. Technical Support....................................................................... 5
Appendix A. Known issues and Workarounds...............................6
Appendix B. Performance Considerations..................................... 7
1. Release Description
NXP Semiconductors is pleased to announce the release of the S32 Design Studio 3.1 for NXP Arm®
based devices and hardware accelerators. S32 Design Studio is based on the Eclipse open development
platform and integrates the Eclipse IDE, GNU Compiler Collection (GCC), GNU Debugger (GDB),
and other software to offer designers a straightforward development tool with no code-size limitations.
2. What's New
This release comes with several new features, improvements and bug fixes.
1
The availability of libraries depends on the toolchain version and the core type. Tools for Arm® 64-bit
processors support NewLib libraries only. Tools for Arm® 32-bit processors do not support EWL libraries for the
Cortex-R52 and Cortex-M33 cores.
2
Support for wizards and the project examples are provided in the device specific software packages.
2 NXP Semiconductors
3. System Requirements for Windows Host
NXP Semiconductors 3
4. System Requirements for Linux Host
4 NXP Semiconductors
7. Starting S32 Design Studio
can be installed on the product from the S32DS Extensions and Updates tool or downloaded from the
product Web page.
Note: The plug-ins to support third-party compilers or debuggers such as Lauterbach Trace32® are not
included in the installation package and have to be installed from the corresponding sites or installation
packages.
Run the installation package. The wizard will guide you through the installation process.
Note: Installation of S32 Design Studio 3.1 from the command line interface in the console or silent
mode is not supported.
During installation, license activation is requested. The following activation types are supported:
• Online activation requires access to the Internet. A license activation request is sent
automatically.
• Offline activation requires no Internet access. A license activation request is generated and needs
to be passed to the licensing site manually. The activation response is loaded from the site to the
installer manually.
New functionality can be added to S32 Design Studio 3.1 with additional software packages, updates
and patches. Software packages add support for specific NXP Arm® based processor families. Updates
and patches extend general functionality of the product and correct software defects.
New functionality can be added directly from the Internet or from a downloaded archive. If your
computer is connected to the Internet, select S32DS Extensions and Updates on the Help menu
to find and install all updates and packages available. If your computer does not have access to the
Internet, you can download software packages, updates, and patches from the product page and install
them from the archive files using the S32DS Extensions and Updates tool.
8. Technical Support
• S32 Design Studio general issues are tracked through the S32DS Public NXP Community space:
https://community.nxp.com/community/s32/s32ds
• For confidential cases and cases which cannot be publicly shared on NXP Community please
follow the steps described here:
https://community.nxp.com/docs/DOC-329745
NXP Semiconductors 5
Appendix A. Known issues and Workarounds
6 NXP Semiconductors
Appendix B. Performance Considerations
data type (such as a structure or other). A watchpoint set on an item of a basic data type inside a
complex variable works correctly.
Workaround: Avoid setting watchpoints at complex data types.
• USB connection failure when debugging with S32 Debug Probe on a Linux VM and
Debian: A debug session fails on a Linux virtual machine and Debian with S32 Debug Probe
connected through USB. Debugging with S32 Debug Probe connected through Ethernet can be
done successfully.
Workaround: Connect the probe to USB. Set up the debug configuration to use the Ethernet
connection rather than USB. Specify the virtual IP address of the probe in the connection
settings of the debug configuration. To obtain the required value, run the following command:
sudo ifconfig -a
The displayed output includes a section for the virtual Ethernet interface created on Linux for
communication with the probe over the physical USB link. The inet addr value in this section is
a local IP address starting with “ 169.254 ” . Take the HWAddr value in the section and convert
the last two bytes into decimal notation. Append the resulting numbers to “ 169.254 ” to obtain
the required virtual IP address.
• Unable to install the VP Explorer plug-in: When launched, the S32 Design Studio installer
looks for the existing Virtualizer Runtime installation to install the VP Explorer plug-in. The
latest version of Virtualizer Runtime is not detected.
Workaround: Install the VP Explorer plug-in manually. On the main menu, choose Help
> Install New Software from the menu bar, click Add, then click Archive. Navigate to the
C:/Users/<username>/synopsys/N-2017.12-6/VirtualizerRuntime/
SLS/windows/vpexplorer_feature directory and choose the vpexplorer-
feature.zip file. The required plug-in will appear in the list, select it and click Next to
proceed the installation.
Note: There are some issues which are introduced by Eclipse CDT and are therefore reproduced in
the S32 Design Studio. These issues might be fixed when the fix is available in the future version of
Eclipse CDT and the S32 Design Studio migrates to the updated CDT.
NXP Semiconductors 7
Appendix B. Performance Considerations
4. Scalability mode options configure how Eclipse deals with large source files and may affect the
overall performance of the IDE. Turn off these options to maximize the performance. The following
scalability mode options are available: editor live parsing, semantic highlighting, syntax coloring,
parsing–based content assist proposals, and content assist auto activation.
To disable:
a. Choose Window > Preferences
b. Expand C/C++ > Editor > Scalability
c. Uncheck Enable all scalability mode options
5. Content Assist Auto Activation can reduce the number of keystrokes one must type to create the
code. The Content Assist plug-in consists of components that predict what keystroke you may
type next, based on the current context, scope and prefix. Turn off this predictor to maximize the
performance.
To disable:
a. Choose Window > Preferences
b. Expand C/C++ > Editor > Content Assist
c. Uncheck all the options for Auto-Activation
8 NXP Semiconductors
How to Reach Us: Information in this document is provided solely to enable system and software implementers
to use NXP products. There are no express or implied copyright licenses granted hereunder
Home Page: to design or fabricate any integrated circuits based on the information in this document. NXP
nxp.com reserves the right to make changes without further notice to any products herein.
Web Support: NXP makes no warranty, representation, or guarantee regarding the suitability of its products
for any particular purpose, nor does NXP assume any liability arising out of the application or
nxp.com/support
use of any product or circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters that may be provided
in NXP data sheets and/or specifications can and do vary in different applications, and actual
performance may vary over time. All operating parameters, including “typicals”, must be
validated for each customer application by customer's technical experts. NXP does not convey
any license under its patent rights nor the rights of others. NXP sells products pursuant to
standard terms and conditions of sale, which can be found at the following address: nxp.com/
SalesTermsandConditions.
Registered trademarks: NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A
SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE,
JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS,
MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG,
ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE,
Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior,ColdFire, ColdFire
+, C-Ware, Energy Efficient Solutions logo, Kinetis,mobileGT, PowerQUICC, Processor
Expert, QorIQ, Qorivva, StarCore,Symphony, and VortiQa are trademarks of Freescale
Semiconductor,Inc., Reg. U.S. Pat. and Tm. Off. Airfast, BeeKit, BeeStack, CoreNet,Flexis,
Layerscape, MagniV, MXC, Platform in a Package, QorIQQonverge, QUICC Engine, Ready
Play, SafeAssure, SafeAssure logo,SMARTMOS, Tower, TurboLink, Vybrid, and Xtrinsic are
trademarks of Freescale Semiconductor, Inc. All other product or service names arethe property
of their respective owners.
Arm, the Arm logo, and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in
the EU and/or elsewhere. mbed is a trademark of Arm Limited (or its subsidiaries) in the EU and/
or elsewhere. All rights reserved.
IEEE nnn, nnn, and nnn are registered trademarks of the Institute of Electrical and Electronics
Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. Java are
registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word
marks and the Power and Power.org logos and related marks are trademarks and service marks
licensed by Power.org.
© 2019 NXP B.V.
NXP Semiconductors 9