Short Circuit Analysis
Short Circuit Analysis
Lesson no. 5
Vf
If
Z equiv
University of the Philippines EEE 103
8
Electrical and Electronics Engineering Institute R. R. del Mundo
Example:
e e1
Lin
Line 5 Line 4 Line3 1 2 j0.3
2 3 4 Line4 3 4 j0.5
4-bus system
Line5 2 3 j0.6
The generator is rated 100 MVA, 6.9 kV and has a subtransient
reactance of 10%. Base Values: 100 MVA, 6.9 kV
University of the Philippines EEE 103
9
Electrical and Electronics Engineering Institute R. R. del Mundo
Solution:
Draw the impedance diagram
E 1.0
0.1
1
0.3 0.2
0.4
2 4
0.6 0.5
3
X a X 23 X 12
- 0.3 0.6
E 1.0
+ 0.9
0.1
If X b X 14 X 34
1
0.3 0.2 0.2 0.5
0.4
0.7
2 0.6 0.5
3 4
X equiv (X a //X b ) //X 13
0.198425
University of the Philippines EEE 103
13
Electrical and Electronics Engineering Institute R. R. del Mundo
X X gen X equiv
0.1 0.198425
0.298425 -
E 1.0
If
1.0 +
If
0.298425 0.298425
3.350923 p.u.
X X 14 X 34
a
-
E 1.0 0.2 0.5
+
0.7
0.1
If
1
X a X 13
0.3 0.2 Xb
0.4 X X 13
a
(0.7)( 0.4)
2
0.6
3
0.5 4
0.7 0.4
0.254545
University of the Philippines EEE 103
15
Electrical and Electronics Engineering Institute R. R. del Mundo
X c X b X 23
0.254545 0.6
-
0.854545 E 1.0
X c X 12 If +
Xd
X c X 12 0.322047
(0.854545)( 0.3)
0.854545 0.3
0.222047 1.0
If
0.322047
X X gen X d
3.095525 p.u.
0.322047
University of the Philippines EEE 103
16
Electrical and Electronics Engineering Institute R. R. del Mundo
d) Fault @ Bus 1
X X gen
-
E 1.0 0.1
+
0.1
If 1.0
1 If
0.1
0.3
0.4
0.2
10.0 p.u.
0.6 0.5
2 3 4
I 1 1 1 Ia I
ao 1 2 1 a
I a 1 1 a a 0 Ia
I 3 1 a2 a 0
3
a2 I
a
Therefore,
1
I ao I a1 I a2 Ia
3
+ + +
Ia1 Ia2 Ia0
Z1 Z2 Z0
Va1 Va2 Va0
+
Vf
- - -
j0.2
2 j0.10
j0.15
1.0 1.0
N1
University of the Philippines EEE 103
24
Electrical and Electronics Engineering Institute R. R. del Mundo
Delta-Wye Transformation
Xa
0.05
0.08 Xc
Xb
0.2
(0.08)(0.05)
Xa 0.0121
0.08 0.05 0.2
X b 0.0485
X c 0.0303
2 j0.10
j0.15
1.0 1.0
N1
X LEFT 0.15 0.05 X b 0.2485
X RIGHT 0.10 X c 0.1303
Z 1 jX a jX LEFT // jX RIGHT j0.0976
University of the Philippines EEE 103
26
Electrical and Electronics Engineering Institute R. R. del Mundo
Negative-Sequence Network
F2
Ia2
4 j0.05
1 j0.08 3
j0.05
j0.2
2
j0.1 j0.05
N2
Can show Z 2 j0.0693
University of the Philippines EEE 103
27
Electrical and Electronics Engineering Institute R. R. del Mundo
Zero-Sequence Network
F0
Ia0
4 j0.18125
1 j0.255
3
j0.05 j0.425
2
j0.025
N0
Can show Z0 j0.1230
University of the Philippines EEE 103
28
Electrical and Electronics Engineering Institute R. R. del Mundo
Sequence Fault Currents
Vf
I a0 I a1 I a2
Z0 Z1 Z 2
1.0
j0.0976 j0.0693 j0.1230
- j3.4497
• Boundary Conditions :
(1) I a 0 (2) I b - I c (3) Vbc Vb - Vc 0
I 3 1 a 2 3 2
a I b (a a)I
a2 b
Therefore,
1 jI b
I a0 0 I a1 I a2 (a a )I b
2
3 3
From boundary condition (3),
(Va0 a 2Va1 aVa2 ) (Va0 aVa1 a 2Va2 ) 0
(a 2 a)Va1 (a a 2 )Va2 0
Va1 Va2 0
University of the Philippines EEE 103
31
Electrical and Electronics Engineering Institute R. R. del Mundo
Sequence Network nterconnection
F F
Vf Ia1 Ia2
I a1 -I a2
Z1 Z 2 Z1 +
Va1
+
Va2 Z2
+ - -
Vf
-
N1 N2
1.0 Ia 0
I a1 I a2
j(0.0976 0.0693) I b j 3 ( j5.9916)
j5.9916 10.3778 I c
University of the Philippines EEE 103
33
Electrical and Electronics Engineering Institute R. R. del Mundo
Double Line-to-Ground Fault in
Phase B and C
a
b
c
+ + + Ia Ib Ic
Va Vb Vc
- - -
Ib+Ic
Boundary Conditions :
(1) I a 0 (2) Vb 0 (3) Vc 0
University of the Philippines EEE 103
34
Electrical and Electronics Engineering Institute R. R. del Mundo
From symmetrical components for the voltage
phasors:
Va 0 1 1 1 Va
V 1 1 a 2
a 0
a1 3
Va 2 1 a2 a 0
We get:
Va 0 Va1 Va 2
Boundary conditions:
(1) Ia 0 (2) Vb 0 (3) Vc 0
University of the Philippines EEE 103
Electrical and Electronics Engineering Institute R. R. del Mundo
From circuit analysis, we get:
Vf Vf
I a1
Z1 ( Z 2 || Z 0 ) Z Z 2 Z 0
Z2 Z0
1
Z0 Z2
Ia2 I a1 Ia0 I a1
Z2 Z0 Z2 Z0
Note: Make sure that Ia0, Ia1, and Ia2 satisfy KCL at the fault
point; that is, Ia0 + Ia1 + Ia2 = 0.
I a 1 1 1 Ia0
I 1 a2
a I a1
b
I c 1 a a 2 I a 2
We get:
I a I a 0 I a1 I a 2 0
I b I a 0 a 2 I a1 a I a 2
I c I a 0 a I a1 a 2 I a 2
This set of equations supports our premise that the
fault current flows through phases b and c.
1
Ia1
j(0.0976 0.0693//0.123)
-j7.0459
0.0693
Ia0 - Ia1
0.0693 0.123
j2.5392 Ia = Ia1 + Ia2 + Ia0 = 0
Ib= a2Ia1 + aIa2 + Ia0
Ia2 j4.5067
Ic= aIa1 + a2Ia2 + Ia0
University of the Philippines EEE 103
39
Electrical and Electronics Engineering Institute R. R. del Mundo
Faults Through Impedance
So far, all the faults we have discussed
consisted of direct (bolted fault, i.e., zero
impedance) short-circuits between lines
and from one or two lines to ground.
This gives the highest value of fault current and is
thus the most conservative.
What will happen to our equations and
sequence network interconnections when
the fault impedance is non-zero?
Read Chapter 12.10 of Stevenson!
3·Zf
Three-Phase Fault
Single Line-to-Ground Fault