HIP6302

Data Sheet February 2000 File Number 4766

Microprocessor CORE Voltage Regulator Features

Multi-Phase Buck PWM Controller • Multi-Phase Power Conversion
The HIP6302 multi-phase PWM control IC together with its
• Precision Channel Current Sharing
companion gate drivers, the HIP6601, HIP6602 or HIP6603
- Loss Less Current Sampling - Uses rDS(ON)
and Intersil MOSFETs provides a precision voltage
regulation system for advanced microprocessors. • Precision CORE Voltage Regulation
Multiphase power conversion is a marked departure from - ±1% System Accuracy Over Temperature
earlier single phase converter configurations previously
• Microprocessor Voltage Identification Input
employed to satisfy the ever increasing current demands of
- 5-Bit VID Input
modern microprocessors. Multi-phase convertors, by
- 1.100V to 1.850V in 25mV Steps
distributing the power and load current results in smaller and
lower cost transistors with fewer input and output capacitors. - Programmable “Droop” Voltage
These reductions accrue from the higher effective • Fast Transient Recovery Time
conversion frequency with higher frequency ripple current
• Over Current Protection
due to the phase interleaving process of this topology. For
example, a two phase convertor operating at 350kHz will • High Ripple Frequency, (Channel Frequency) Times
have a ripple frequency of 700kHz. Moreover, greater Number Channels . . . . . . . . . . . . . . . . . 100kHz to 3MHz
convertor bandwidth of this design results in faster response
to load transients.
Ordering Information
Outstanding features of this controller IC include
PART NUMBER TEMP. (oC) PACKAGE PKG. NO.
programmable VID codes from the microprocessor that
range from 1.100V to 1.850V with a system accuracy of HIP6302CB 0 to 70 16 Ld SOIC M16.15
±1%. Pull up currents on these VID pins eliminates the need HIP6302CB-T 16 Ld SOIC Tape and Reel
for external pull up resistors. In addition “droop”
HIP6302EVAL1 Evaluation Platform
compensation, used to reduce the overshoot or undershoot
of the CORE voltage, is easily programmed with a single Pinout
resistor.
HIP6302 (SOIC)
Another feature of this controller IC is the PGOOD monitor TOP VIEW
circuit which is held low until the CORE voltage increases,
VID4 1 16 VCC
during its Soft-Start sequence, to within 10% of the
programmed voltage. Over-voltage, 15% above programmed VID3 2 15 PGOOD

CORE voltage, results in the converter shutting down and VID2 3 14 ISEN1
turning the lower MOSFETs ON to clamp and protect the VID1 4 13 PWM1
microprocessor. Under voltage is also detected and results VID0 5 12 PWM2
in PGOOD low if the CORE voltage falls 10% below the
COMP 6 11 ISEN2
programmed level. Over-current protection reduces the
FB 7 10 VSEN
regulator current to less than 25% of the programmed trip
value. These features provide monitoring and protection for FS/DIS 8 9 GND

the microprocessor and power system.

1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 2000
 HIP6302

Block Diagram

PGOOD VCC

POWER-ON
RESET (POR)
VSEN + THREE
UV STATE
- OV
X 0.9
LATCH
CLOCK AND
S SAWTOOTH
FS/EN
GENERATOR
+
OVP
-
X1.15

∑
+
SOFT- +
START PWM PWM1
AND FAULT -
LOGIC -

COMP

VID0 +

VID1
∑ +
PWM PWM2
-
VID2
-
D/A

VID3 +
E/A
VID4 -

CURRENT
FB
CORRECTION

I_TOT

+
∑
ISEN1
+
OC + ISEN2
-
I_TRIP

GND

2
 HIP6302

Simplified Power System Diagram

VSEN

SYNCHRONOUS
PWM 1
RECTIFIED BUCK
CHANNEL

HIP6302
MICROPROCESSOR

PWM 2 SYNCHRONOUS
RECTIFIED BUCK
CHANNEL

VID

Functional Pin Description GND (Pin 9)

Bias and reference ground. All signals are referenced to this
VID4 1 16 VCC pin.
VID3 2 15 PGOOD
VSEN (Pin 10)
VID2 3 14 ISEN1
Power good monitor input. Connect to the microprocessor-
VID1 4 13 PWM1
CORE voltage.
VID0 5 12 PWM2
ISEN2(Pin 11) and ISEN1(Pin 14)
COMP 6 11 ISEN2
Current sense inputs from the individual converter channel’s
FB 7 10 VSEN
phase nodes.
FS/DIS 8 9 GND
PWM2 (Pin 12) and PWM1(Pin 13)
PWM outputs for each driven channel in use. Connect these
VID4 (Pin 1), VID3(Pin 2), VID2 (Pin 3), VID1(Pin 4)
pins to the PWM input of a HIP6601/2/3 driver.
and VID0 (Pin 5)
Voltage Identification inputs from microprocessor. These pins PGOOD (Pin 15)
respond to TTL and 3.3V logic signals. The HIP6302 decodes Power good. This pin provides a logic-high signal when the
VID bits to establish the output voltage. See Table 1. microprocessor CORE voltage (VSEN pin) is within specified
limits and Soft-Start has timed out.
COMP (Pin 6)
Output of the internal error amplifier. Connect this pin to the VCC (Pin 16)
external feedback and compensation network. Bias supply. Connect this pin to a 5V supply.
FB (Pin 7)
Inverting input of the internal error amplifier.

FS/DIS (Pin 8)
Channel frequency, FSW, select and disable. A resistor from
this pin to ground sets the switching frequency of the
converter. Pulling this pin to ground disables the converter
and three states the PWM outputs. See Figure 10.

3
 HIP6302

Typical Application - Two Phase Converter Using HIP6601 Gate Drivers

+12V

VIN = +5V
BOOT

PVCC
UGATE
VCC
PHASE

+5V PWM
DRIVER
HIP6601
LGATE

GND

FB COMP +VCORE
VCC
VSEN
PWM2 +12V
PGOOD
VIN = +5V
ISEN2 BOOT
VID4
PVCC
VID3
MAIN
UGATE
CONTROL
HIP6302 VCC
VID2 PHASE

VID1 DRIVER
PWM HIP6601
VID0 PWM1
LGATE

FS/DIS GND

ISEN1
GND

4
 HIP6302

Typical Application - Two Phase Converter Using a HIP6602 Gate Driver

+5V

+12V BOOT1 V IN = +12V

FB COMP UGATE1 L 01
VCC
VSEN VCC
PHASE1

ISEN1

PGOOD PWM1 LGATE1

PWM1
VID4 +VCORE
DUAL PVCC
VID3
MAIN DRIVER +5V
CONTROL HIP6602
HIP6302 V IN +12V
VID2 BOOT2

VID1
PWM2
PWM2 UGATE2 L 02
VID0

ISEN2 PHASE2
FS/DIS

GND LGATE2

GND

5
 HIP6302

Absolute Maximum Ratings Thermal Information

Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7V Thermal Resistance (Typical, Note 1) θJA (oC/W)
Input, Output, or I/O Voltage . . . . . . . . . . GND -0.3V to VCC + 0.3V SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class TBD Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . .150oC
Maximum Storage Temperature Range . . . . . . . . . . -65oC to 150oC
Recommended Operating Conditions Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .300oC
(SOIC - Lead Tips Only)
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +5V ±5%
Ambient Temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . 0oC to 70oC

CAUTION: Stress above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational section of this specification is not implied.

NOTE:
1. θJA is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Operating Conditions: VCC = 5V, TA = 0oC to 70oC, Unless Otherwise Specified

PARAMETER TEST CONDITIONS MIN TYP MAX UNITS

INPUT SUPPLY POWER

Input Supply Current RT = 100kΩ, Active and Disabled Maximum Limit - 10 15 mA

POR (Power-On Reset) Threshold VCC Rising 4.25 4.38 4.5 V

VCC Falling 3.75 3.88 4.00 V

REFERENCE AND DAC

System Accuracy Percent system deviation from programmed VID Codes -1 - 1 %

DAC (VID0 - VID4) Input Low Voltage DAC Programming Input Low Threshold Voltage - - 0.8 V

DAC (VID0 - VID4) Input High Voltage DAC Programming Input High Threshold Voltage 2.0 - - V

VID Pull-Up VIDx = 0V or VIDx = 3V 10 20 40 µA

CHANNEL GENERATOR

Frequency, FSW RT = 100kΩ, ±1% 245 275 305 kHz

Adjustment Range See Figure 10 0.05 - 1.5 MHz

Disable Voltage Maximum voltage at FS/DIS to disable controller. IFS/DIS = 1mA. - - 1.0 V

ERROR AMPLIFIER

DC Gain RL = 10K to ground - 72 - dB

Gain-Bandwidth Product CL = 100pF, RL = 10K to ground - 18 - MHz

Slew Rate CL = 100pF, Load = ±400µA - 5.3 - V/µs

Maximum Output Voltage RL = 10K to ground, Load = 400µA 3.6 4.1 - V

Minimum Output Voltage RL = 10K to ground, Load = -400µA - 0.16 0.5 V

ISEN

Full Scale Input Current - 50 - µA

Over-Current Trip Level - 82.5 - µA

POWER GOOD MONITOR

Under-Voltage Threshold VSEN Rising - 0.92 - VDAC

Under-Voltage Threshold VSEN Falling - 0.90 - VDAC

PGOOD Low Output Voltage IPGOOD = 4mA - 0.18 0.4 V

PROTECTION

Over-Voltage Threshold VSEN Rising 1.12 1.15 1.2 VDAC

Percent Over-Voltage Hysteresis VSEN Falling after Over-Voltage - 2 - %

6
 HIP6302

RIN

FB

VIN
HIP6302
ERROR
COMPARATOR
AMPLIFIER Q1 L01
CORRECTION - PWM1
PWM
- HIP6601
∑ + CIRCUIT
IL1
+ +
- Q2
PHASE
PROGRAMMABLE
REFERENCE RISEN1
+ CURRENT ISEN1
DAC ∑
SENSING
-

I AVERAGE CURRENT VCORE

AVERAGING
- COUT RLOAD
+ ISEN2 RISEN2
CURRENT
∑
SENSING
VIN

PHASE
- COMPARATOR
+ Q3 L02
∑ +
PWM PWM2
CORRECTION CIRCUIT HIP6601
- IL2
Q4

FIGURE 1. SIMPLIFIED BLOCK DIAGRAM OF THE HIP6302 VOLTAGE AND CURRENT CONTROL LOOPS FOR A TWO POWER
CHANNEL REGULATOR

Operation voltage results in increased Comparator output duty cycle.

This increased duty cycle signal is passed through the PWM
Figure 1 shows a simplified diagram of the voltage regulation
CIRCUIT with no phase reversal and on to the HIP6601,
and current control loops. Both voltage and current feedback
again with no phase reversal for gate drive to the upper
are used to precisely regulate voltage and tightly control
MOSFETs, Q1 and Q3. Increased duty cycle or ON time for
output currents, IL1 and IL2, of the two power channels. The
the MOSFET transistors results in increased output voltage
voltage loop comprises the Error Amplifier, Comparators,
to compensate for the low output voltage sensed.
gate drivers and output MOSFETS. The Error Amplifier is
essentially connected as a voltage follower that has as an Current Loop
input, the Programmable Reference DAC and an output that The current control loop works in a similar fashion to the
is the CORE voltage. voltage control loop, but with current control information
Voltage Loop applied individually to each channel’s Comparator. The
information used for this control is the voltage that is
Feedback from the CORE voltage is applied via resistor RIN
developed across rDS(ON) of each lower MOSFET, Q2 and
to the inverting input of the Error Amplifier. This signal can
Q4, when they are conducting. A single resistor converts
drive the Error Amplifier output either high or low, depending
and scales the voltage across the MOSFETs to a current
upon the CORE voltage. Low CORE voltage makes the
that is applied to the Current Sensing circuit within the
amplifier output move towards a higher output voltage level.
HIP6302. Output from these sensing circuits is applied to the
Amplifier output voltage is applied to the positive inputs of
current averaging circuit. Each PWM channel receives the
the Comparators via the Correction summing networks. Out-
difference current signal from the summing circuit that
of-phase sawtooth signals are applied to the two
compares the average sensed current to the individual
Comparators inverting inputs. Increasing Error Amplifier
channel current. When a power channel’s current is greater

7
 HIP6302

than the average current, the signal applied via the summing three state condition that makes these outputs essentially
Correction circuit to the Comparator, reduces the output open. This state results in no gate drive to the output
pulse width of the Comparator to compensate for the MOSFETS.
detected “above average” current in that channel.
Once the VCC voltage reaches 4.375V (+125mV), a voltage
Droop Compensation level to insure proper internal function, the PWM outputs are
In addition to control of each power channel’s output current, enabled and the Soft-Start sequence is initiated. If for any
the average channel current is also used to provide CORE reason, the VCC voltage drops below 3.875V (+125mV). the
voltage “droop” compensation. Average full channel current POR circuit shuts the converter down and again three states
is defined as 50µA. By selecting an input resistor, RIN, the the PWM outputs.
amount of voltage droop required at full load current can be Soft-Start
programmed. The average current driven into the FB pin
After the POR function is completed with VCC reaching
results in a voltage increase across resistor RIN that is in the
4.375V, the Soft-Start sequence is initiated. Soft-Start, by its
direction to make the Error Amplifier “see” a higher voltage
slow rise in CORE voltage from zero, avoids an over-current
at the inverting input, resulting in the Error Amplifier
condition by slowly charging the discharged output
adjusting the output voltage lower. The voltage developed
capacitors. This voltage rise is initiated by an internal DAC
across RIN is equal to the “droop” voltage. See the “Current
that slowly raises the reference voltage to the error amplifier
Sensing and Balancing” section for more details.
input. The voltage rise is controlled by the oscillator
frequency and the DAC within the HIP6302, therefore, the
Applications and Convertor Start-Up
output voltage is effectively regulated as it rises to the final
Each PWM power channel’s current is regulated. This programmed CORE voltage value.
enables the PWM channels to accurately share the load
current for enhanced reliability. The HIP6601, HIP6602 or For the first 32 PWM switching cycles, the DAC output
HIP6603 MOSFET driver interfaces with the HIP6302. For remains inhibited and the PWM outputs remain three stated.
more information, see the HIP6601, HIP6602 or HIP6603 From the 33rd cycle and for another, approximately 150
data sheets. cycles the PWM output remains low, clamping the lower
output MOSFETs to ground, see Figure 3. The time
The HIP6302 controls the two PWM power channels 180o variability is due to the Error Amplifier, Sawtooth Generator
out of phase. Figure 2 shows the out of phase relationship and Comparators moving into their active regions. After this
between the two PWM channels. short interval, the PWM outputs are enabled and increment
the PWM pulse width from zero duty cycle to operational
pulse width, thus allowing the output voltage to slowly reach
PWM 1 the CORE voltage. The CORE voltage will reach its
programmed value before the 2048 cycles, but the PGOOD
output will not be initiated until the 2048th PWM switching
PWM 2 cycle.

The Soft-Start time or delay time, DT = 2048/FSW. For an

oscillator frequency, FSW, of 200kHz, the first 32 cycles or
FIGURE 2. TWO PHASE PWM OUTPUT AT 500kHz 160µs, the PWM outputs are held in a three state level as
explained above. After this period and a short interval
Power supply ripple frequency is determined by the channel described above, the PWM outputs are initiated and the
frequency, FSW, multiplied by the number of active channels. voltage rises in 10.08ms, for a total delay time DT of
For example, if the channel frequency is set to 250kHz, the 10.24ms.
ripple frequency is 500kHz.
Figure 3 shows the start-up sequence as initiated by a fast
The IC monitors and precisely regulates the CORE voltage rising 5V supply, VCC, applied to the HIP6302. Note the
of a microprocessor. After initial start-up, the controller also short rise to the three state level in PWM 1 output during first
provides protection for the load and the power supply. The 32 PWM cycles.
following section discusses these features.

Initialization
The HIP6302 usually operates from an ATX power supply.
Many functions are initiated by the rising supply voltage to
the VCC pin of the HIP6302. Oscillator, Sawtooth Generator,
Soft-Start and other functions are initialized during this
interval. These circuits are controlled by POR, Power-On
Reset. During this interval, the PWM outputs are driven to a

8
 HIP6302
.

PWM 1
12V ATX
OUTPUT SUPPLY

DELAY TIME PGOOD

PGOOD

VCORE
VCORE

5 V ATX
SUPPLY
5V
VCC

VIN = 5V, CORE LOAD CURRENT = 31A

FREQUENCY 200kHz
VIN = 12V ATX SUPPLY ACTIVATED BY ATX “PS-ON PIN”

FIGURE 3. START-UP OF 4 PHASE SYSTEM OPERATING AT FIGURE 5. SUPPLY POWERED BY ATX SUPPLY
500kHz
Note that Figure 5 shows the 12V gate driver voltage
Figure 4 shows the waveforms when the regulator is available before the 5V supply to the HIP6302 has reached
operating at 200kHz. Note that the Soft-Start duration is a its threshold level. If conditions were reversed and the 5V
function of the Channel Frequency as explained previously. supply was to rise first, the start-up sequence would be
Also note the pulses on the COMP terminal. These pulses different. In this case the HIP6303 will sense an over-current
are the current correction signal feeding into the comparator condition due to charging the output capacitors. The supply
input (see the Block Diagram on page 2). will then restart and go through the normal Soft-Start cycle.

Fault Protection
V COMP The HIP6302 protects the microprocessor and the entire
power system from damaging stress levels. Within the
HIP6302 both Over-Voltage and Over-Current circuits are
DELAY TIME incorporated to protect the load and regulator.
PGOOD
Over-Voltage
The VSEN pin is connected to the microprocessor CORE
VCORE voltage. A CORE over-voltage condition is detected when
the VSEN pin goes more than 15% above the programmed
VID level.
5V The over-voltage condition is latched, disabling normal PWM
VCC
operation, and causing PGOOD to go low. The latch can
only be reset by lowering and returning VCC high to initiate a
VIN = 12V POR and Soft-Start sequence.
FIGURE 4. START-UP OF 4 PHASE SYSTEM OPERATING AT During a latched over-voltage, the PWM outputs will be
200kHz driven either low or three state, depending upon the VSEN
Figure 5 shows the regulator operating from an ATX supply. input. PWM outputs are driven low when the VSEN pin
In this figure, note the slight rise in PGOOD as the 5V supply detects that the CORE voltage is 15% above the
rises.The PGOOD output stage is made up of NMOS and programmed VID level. This condition drives the PWM
PMOS transistors. On the rising VCC, the PMOS device outputs low, resulting in the lower or synchronous rectifier
becomes active slightly before the NMOS transistor pulls MOSFETs to conduct and shunt the CORE voltage to
“down”, generating the slight rise in the PGOOD voltage. ground to protect the load.

If after this event, the CORE voltage falls below the over-
voltage limit (plus some hysteresis), the PWM outputs will
three state. The HIP6601 family drivers pass the three state
information along, and shuts off both upper and lower
MOSFETs. This prevents “dumping” of the output capacitors

9
 HIP6302

back through the lower MOSFETS, avoiding a possibly CORE Voltage Programming
destructive ringing of the capacitors and output inductors. If
The voltage identification pins (VID0, VID1, VID2, VID3 and
the conditions that caused the over-voltage still persist, the
VID4) set the CORE output voltage. Each VID pin is pulled
PWM outputs will be cycled between three state and VCORE
to VCC by an internal 20µA current source and accepts
clamped to ground, as a hysteretic shunt regulator.
open-collector/open-drain/open-switch-to-ground or
Under-Voltage standard low-voltage TTL or CMOS signals.
The VSEN pin also detects when the CORE voltage falls Table 1 shows the nominal DAC voltage as a function of the
more than 10% below the VID programmed level. This VID codes. The power supply system is ±1% accurate over
causes PGOOD to go low, but has no other effect on the operating temperature and voltage range.
operation and is not latched. There is also hysteresis in this
detection point.
TABLE 1. VOLTAGE IDENTIFICATION CODES
Over-Current VID4 VID3 VID2 VID1 VID0 VDAC
In the event of an over-current condition, the over-current 1 1 1 1 1 Off
protection circuit reduces the average current delivered to
1 1 1 1 0 1.100
less than 25% of the current limit. When an over-current
condition is detected, the controller forces all PWM outputs 1 1 1 0 1 1.125
into a three state mode. This condition results in the gate 1 1 1 0 0 1.150
driver removing drive to the output stages.The HIP6302
1 1 0 1 1 1.175
goes into a wait delay timing cycle that is equal to the Soft-
Start ramp time. PGOOD also goes “low” during this time 1 1 0 1 0 1.200
due to VSEN going below its threshold voltage.To lower the 1 1 0 0 1 1.225
average output dissipation, the Soft-Start initial wait time is
1 1 0 0 0 1.250
increased from 32 to 2048 cycles, then the Soft-Start ramp is
initiated. At a PWM frequency of 200kHz, for instance, an 1 0 1 1 1 1.275
over-current detection would cause a dead time of 10.24ms, 1 0 1 1 0 1.300
then a ramp of 10.08ms. 1 0 1 0 1 1.325
At the end of the delay, PWM outputs are restarted and the 1 0 1 0 0 1.350
Soft-Start ramp is initiated. If a short is present at that time, 1 0 0 1 1 1.375
the cycle is repeated. This is the hiccup mode.
1 0 0 1 0 1.400
Figure 6 shows the supply shorted under operation and the
1 0 0 0 1 1.425
hiccup operating mode described above. Note that due to
the high short circuit current, over-current is detected before 1 0 0 0 0 1.450
completion of the start-up sequence so the delay is not quite 0 1 1 1 1 1.475
as long as the normal Soft-Start cycle. 0 1 1 1 0 1.500
0 1 1 0 1 1.525
SHORT APPLIED HERE
0 1 1 0 0 1.550
PGOOD
0 1 0 1 1 1.575

SHORT 0 1 0 1 0 1.600
CURRENT
50A/DIV
0 1 0 0 1 1.625
0 1 0 0 0 1.650
0 0 1 1 1 1.675
HICCUP MODE. SUPPLY POWERED BY ATX SUPPLY
CORE LOAD CURRENT = 31A, 5V LOAD = 5A 0 0 1 1 0 1.700
SUPPLY FREQUENCY = 200kHz, V IN = 12V
ATX SUPPLY ACTIVATED BY ATX “PS-ON PIN”
0 0 1 0 1 1.725
0 0 1 0 0 1.750
FIGURE 6. SHORT APPLIED TO SUPPLY AFTER POWER-UP
0 0 0 1 1 1.775
0 0 0 1 0 1.800
0 0 0 0 1 1.825
0 0 0 0 0 1.850

10
 HIP6302

RIN

RFB Cc

FB COMP
VIN
HIP6302

SAWTOOTH COMPARATOR
Q1 L01
ERROR GENERATOR
- VCORE
AMPLIFIER PWM
HIP6601

RLOAD
+ CIRCUIT

COUT
CORRECTION PWM IL
- +
Q2
+
- PHASE

REFERENCE DIFFERENCE
DAC + ISEN RISEN
CURRENT
SENSING
- ONLY ONE OUTPUT
TO OTHER CURRENT STAGE SHOWN
SENSING
CHANNELS
FROM
OTHER
CHANNEL
AVERAGING INDUCTOR
CURRENT
FROM
TO OVER + OTHER
CURRENT
- CHANNEL
TRIP

COMPARATOR REFERENCE

FIGURE 7. SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM SHOWING CURRENT AND VOLTAGE SAMPLING

Current Sensing and Balancing Over-Current, Selecting RISEN

The current detected through the RISEN resistor is averaged
Overview
with the current detected in the other channel. The averaged
The HIP6302 samples the on-state voltage drop across each current is compared with a trimmed, internally generated
synchronous rectifier FET, Q2, as an indication of the current, and used to detect an over-current condition.
inductor current in that phase, see Figure 7. Neglecting AC
effects (to be discussed later), the voltage drop across Q2 is The nominal current through the RISEN resistor should be
simply rDS(ON)(Q2) x inductor current (IL). Note that IL, the 50µA at full output load current, and the nominal trip point for
inductor current, is 1/2 of the total current (ILT). over-current detection is 165% of that value, or 82.5µA.
Therefore, RISEN = IL x rDS(ON) (Q2) / 50µA.
The voltage at Q2’s drain, the PHASE node, is applied to the
RISEN resistor to develop the IISEN current to the HIP6302 For a full load of 25A per phase, and an rDS(ON) (Q2) of
ISEN pin. This pin is held at virtual ground, so the current 4mΩ, RISEN = 2kΩ .
through RISEN is IL x rDS(ON)(Q2) / RISEN. The over-current trip point would be 165% of 25A, or ~ 41A
The IISEN current provides information to perform the per phase. The RISEN value can be adjusted to change the
following functions: over-current trip point, but it is suggested to stay within ±25%
of nominal.
1. Detection of an over-current condition
2. Reduce the regulator output voltage with increasing load Droop, Selection of RIN
current (droop) The average of the currents detected through the RISEN
3. Balance the IL currents in the two phases resistors is also steered to the FB pin. There is no DC return
path connected to the FB pin except for RIN, so the average
current creates a voltage drop across RIN. This drop

11
 HIP6302

increases the apparent VCORE voltage with increasing load L = value of the inductor
current, causing the system to decrease VCORE to maintain FSW = switching frequency
balance at the FB pin. This is the desired “droop” voltage
Example: For VCORE = 1.6V,
used to maintain VCORE within limits under transient
conditions. VIN = 12V,
With a high dv/dt load transient, typical of high performance L = 1.3µH,
microprocessors, the largest deviations in output voltage
FSW = 250kHz,
occur at the leading and trailing edges of the load transient.
Then iPK-PK = 4.3A
In order to fully utilize the output-voltage tolerance range, the
output voltage is positioned in the upper half of the range
when the output is unloaded and in the lower half of the
range when the controller is under full load. This droop
compensation allows larger transient voltage deviations and 25

thus reduces the size and cost of the output filter 20

components.

AMPERES
15
RIN should be selected to give the desired “droop” voltage at
10
the normal full load current 50µA applied through the RISEN
resistor (or at a different full load current if adjusted as under 5
“Over-Current, Selecting RISEN” above).
0
RIN = Vdroop / 50µA

For a Vdroop of 80mV, RIN = 1.6kΩ

The AC feedback components, RFB and Cc, are scaled in

relation to RIN. FIGURE 8. TWO CHANNEL MULTIPHASE SYSTEM WITH
CURRENT BALANCING DISABLED
Current Balancing
The detected currents are also used to balance the phase
currents.

Each phase’s current is compared to the average of the two 25

phase currents, and the difference is used to create an offset
in that phase’s PWM comparator. The offset is in a direction 20
AMPERES

to reduce the imbalance. 15

The balancing circuit can not make up for a difference in 10

rDS(ON) between synchronous rectifiers. If a FET has a
higher rDS(ON), the current through that phase will be 5

reduced. 0

Figures 8 and 9 show the inductor current of a two phase

system without and with current balancing.

Inductor Current
The inductor current in each phase of a multi-phase Buck FIGURE 9. TWO CHANNEL MULTIPHASE SYSTEM WITH
converter has two components. There is a current equal to CURRENT BALANCING ENABLED
the load current divided by the number of phases (ILT / n),
and a sawtooth current, (iPK-PK) resulting from switching. The inductor, or load current, flows alternately from VIN
The sawtooth component is dependent on the size of the through Q1 and from ground through Q2. The HIP6302
inductors, the switching frequency of each phase, and the samples the on-state voltage drop across each Q2 transistor
values of the input and output voltage. Ignoring secondary to indicate the inductor current in that phase. The voltage
effects, such as series resistance, the peak to peak value of drop is sampled 1/3 of a switching period, 1/FSW, after Q1 is
the sawtooth current can be described by: turned OFF and Q2 is turned on. Because of the sawtooth
current component, the sampled current is different from the
iPK-PK = (VIN x VCORE - VCORE2) / (L x FSW x VIN)
average current per phase. Neglecting secondary effects,
Where: VCORE = DC value of the output or VID voltage the sampled current (ISAMPLE) can be related to the load
VIN = DC value of the input or supply voltage current (ILT) by:

12
 HIP6302

ISAMPLE = ILT / n + (VINVCORE - 3VCORE2) / (6L x FSW x VIN) 1,000

Where: ILT = total load current

500
n = the number of channels

Example: Using the previously given conditions, and 200

For ILT = 50A,
n =2 100

Then ISAMPLE = 25.49A

50

RT (kΩ)
As discussed previously, the voltage drop across each Q2
transistor at the point in time when current is sampled is
20
rDSON (Q2) x ISAMPLE. The voltage at Q2’s drain, the
PHASE node, is applied through the RISEN resistor to the 10
HIP6302 ISEN pin. This pin is held at virtual ground, so the
current into ISEN is: 5

ISENSE = ISAMPLE x rDS(ON) (Q2) / RISEN.

2
RIsen = ISAMPLE x rDS(ON) (Q2) / 50µA
1
Example: From the previous conditions, 10 20 50 100 200 500 1,000 2,000 5,000 10,000
where ILT = 50A, CHANNEL OSCILLATOR FREQUENCY, FSW (kHz)

FIGURE 10. RESISTANCE RT vs FREQUENCY

ISAMPLE = 25.49A,

rDS(ON) (Q2) = 4mΩ Layout Considerations

Then: RISEN = 2.04K and MOSFETs switch very fast and efficiently. The speed with
which the current transitions from one device to another
ICURRENT TRIP = 165% causes voltage spikes across the interconnecting
Short circuit ILT = 82.5A. impedances and parasitic circuit elements. These voltage
spikes can degrade efficiency, radiate noise into the circuit
Channel Frequency Oscillator and lead to device over-voltage stress. Careful component
layout and printed circuit design minimizes the voltage
The channel oscillator frequency is set by placing a resistor,
spikes in the converter. Consider, as an example, the turnoff
RT, to ground from the FS/DIS pin. Figure 10 is a curve
transition of the upper PWM MOSFET. Prior to turnoff, the
showing the relationship between frequency, FSW, and
upper MOSFET was carrying channel current. During the
resistor RT. To avoid pickup by the FS/DIS pin, it is important
turnoff, current stops flowing in the upper MOSFET and is
to place this resistor next to the pin. If this pin is also used to
picked up by the lower MOSFET. Any inductance in the
disable the converter, it is also important to locate the pull-
switched current path generates a large voltage spike during
down device next to this pin.
the switching interval. Careful component selection, tight
layout of the critical components, and short, wide circuit
traces minimize the magnitude of voltage spikes. Contact
Intersil for evaluation board drawings of the component
placement and printed circuit board.

There are two sets of critical components in a DC-DC

converter using a HIP6302 controller and a HIP6601 gate
driver. The power components are the most critical because
they switch large amounts of energy. Next are small signal
components that connect to sensitive nodes or supply
critical bypassing current and signal coupling.

The power components should be placed first. Locate the

input capacitors close to the power switches. Minimize the
length of the connections between the input capacitors, CIN,
and the power switches. Locate the output inductors and
output capacitors between the MOSFETs and the load.
Locate the gate driver close to the MOSFETs.

13
 HIP6302

The critical small components include the bypass capacitors by high slew rate (di/dt) current demands. In general,
for VCC and PVCC on the gate driver ICs. Locate the multiple high quality capacitors of different size and dielectric
bypass capacitor, CBP, for the HIP6302 controller close to are paralleled to meet the design constraints.
the device. It is especially important to locate the resistors
Modern microprocessors produce severe transient load rates.
associated with the input to the amplifiers close to their
High frequency capacitors supply the initially transient current
respective pins, since they represent the input to feedback
and slow the load rate-of-change seen by the bulk capacitors.
amplifiers. Resistor RT, that sets the oscillator frequency
The bulk filter capacitor values are generally determined by
should also be located next to the associated pin. It is
the ESR (effective series resistance) and voltage rating
especially important to place the RSEN resistor(s) at the
requirements rather than actual capacitance requirements.
respective terminals of the HIP6302.
High frequency decoupling capacitors should be placed as
A multi-layer printed circuit board is recommended. Figure 11
close to the power pins of the load as physically possible. Be
shows the connections of the critical components for one
careful not to add inductance in the circuit board wiring that
output channel of the converter. Note that capacitors CIN and
could cancel the usefulness of these low inductance
COUT could each represent numerous physical capacitors.
components. Consult with the manufacturer of the load on
Dedicate one solid layer, usually the middle layer of the PC
specific decoupling requirements.
board, for a ground plane and make all critical component
ground connections with vias to this layer. Dedicate another Use only specialized low-ESR capacitors intended for
solid layer as a power plane and break this plane into smaller switching-regulator applications for the bulk capacitors. The
islands of common voltage levels. Keep the metal runs from bulk capacitor’s ESR determines the output ripple voltage
the PHASE terminal to inductor LO1 short. The power plane and the initial voltage drop following a high slew-rate
should support the input power and output power nodes. Use transient’s edge. In most cases, multiple capacitors of small
copper filled polygons on the top and bottom circuit layers for case size perform better than a single large case capacitor.
the phase nodes. Use the remaining printed circuit layers for
Bulk capacitor choices include aluminum electrolytic, OS-
small signal wiring. The wiring traces from the driver IC to the
Con, Tantalum and even ceramic dielectrics. An aluminum
MOSFET gate and source should be sized to carry at least
electrolytic capacitor’s ESR value is related to the case size
one ampere of current.
with lower ESR available in larger case sizes. However, the
equivalent series inductance (ESL) of these capacitors
Component Selection Guidelines
increases with case size and can reduce the usefulness of
Output Capacitor Selection the capacitor to high slew-rate transient loading.
The output capacitor is selected to meet both the dynamic Unfortunately, ESL is not a specified parameter. Consult the
load requirements and the voltage ripple requirements. The capacitor manufacturer and measure the capacitor’s
load transient for the microprocessor CORE is characterized impedance with frequency to select a suitable component.

+5VIN
USE INDIVIDUAL METAL RUNS
+12V FOR EACH CHANNEL TO HELP
ISOLATE OUTPUT STAGES
CBP
VCC PVCC
LOCATE NEXT TO IC PIN(S)
CBOOT
CIN LOCATE NEAR TRANSISTOR
VCC
CBP PWM LO1
HIP6601 VCORE

COMP FS/DIS PHASE

CT COUT
HIP6302 RT
RFB
LOCATE NEXT
TO FB PIN FB
RIN LOCATE NEXT TO IC PIN
RSEN
VSEN ISEN

KEY
ISLAND ON POWER PLANE LAYER
ISLAND ON CIRCUIT PLANE LAYER
VIA CONNECTION TO GROUND PLANE
FIGURE 11. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS

14
 HIP6302

Output Inductor Selection 0.5

One of the parameters limiting the converter’s response to a
load transient is the time required to change the inductor SINGLE
0.4 CHANNEL
current. Small inductors in a multi-phase converter reduces

CURRENT MULTIPLIER
the response time without significant increases in total ripple
current. 0.3
2 CHANNEL
The output inductor of each power channel controls the
0.2
ripple current. The control IC is stable for channel ripple 3 CHANNEL
current (peak-to-peak) up to twice the average current. A
single channel’s ripple current is approximately: 0.1 4 CHANNEL
V IN – V OUT V OUT
∆I = -------------------------------- × ----------------
F SW xL V IN
0
0 0.1 0.2 0.3 0.4 0.5
The current from multiple channels tend to cancel each other DUTY CYCLE (VO/VIN)
and reduce the total ripple current. Figure 12 gives the total
FIGURE 13. CURRENT MULTIPLIER vs DUTY CYCLE
ripple current as a function of duty cycle, normalized to the
parameter ( Vo ) ⁄ ( L ⋅ F S ) at zero duty cycle. To determine the
First determine the operating duty ratio as the ratio of the
total ripple current from the number of channels and the duty
output voltage divided by the input voltage. Find the Current
cycle, multiply the y-axis value by ( Vo ) ⁄ ( LxF SW ).
Multiplier from the curve with the appropriate power
1.0
channels. Multiply the current multiplier by the full load
output current. The resulting value is the RMS current rating
RIPPLE CURRENT (APEAK-PEAK)

SINGLE
0.8 CHANNEL required by the input capacitor.

Use a mix of input bypass capacitors to control the voltage

VO / (LX FSW)

0.6 overshoot across the MOSFETs. Use ceramic capacitance

2 CHANNEL for the high frequency decoupling and bulk capacitors to
0.4 supply the RMS current. Small ceramic capacitors should be
placed very close to the drain of the upper MOSFET to
3 CHANNEL
suppress the voltage induced in the parasitic circuit
0.2
4 CHANNEL
impedances.

0 For bulk capacitance, several electrolytic capacitors

0 0.1 0.2 0.3 0.4 0.5 (Panasonic HFQ series or Nichicon PL series or Sanyo
DUTY CYCLE (VO/VIN)
MV-GX or equivalent) may be needed. For surface mount
FIGURE 12. RIPPLE CURRENT vs DUTY CYCLE
designs, solid tantalum capacitors can be used, but caution
must be exercised with regard to the capacitor surge current
Small values of output inductance can cause excessive power rating. These capacitors must be capable of handling the
dissipation. The HIP6303 is designed for stable operation for surge-current at power-up. The TPS series available from
ripple currents up to twice the load current. However, for this AVX, and the 593D series from Sprague are both surge
condition, the RMS current is 115% above the value shown in current tested.
the following MOSFET Selection and Considerations section. MOSFET Selection and Considerations
With all else fixed, decreasing the inductance could increase
In high-current PWM applications, the MOSFET power
the power dissipated in the MOSFETs by 30%.
dissipation, package selection and heatsink are the
Input Capacitor Selection dominant design factors. The power dissipation includes two
The important parameters for the bulk input capacitors are loss components; conduction loss and switching loss. These
the voltage rating and the RMS current rating. For reliable losses are distributed between the upper and lower
operation, select bulk input capacitors with voltage and MOSFETs according to duty factor (see the following
current ratings above the maximum input voltage and largest equations). The conduction losses are the main component
RMS current required by the circuit. The capacitor voltage of power dissipation for the lower MOSFETs, Q2 and Q4 of
rating should be at least 1.25 times greater than the Figure 1. Only the upper MOSFETs, Q1 and Q3 have
maximum input voltage and a voltage rating of 1.5 times is a significant switching losses, since the lower device turns on
conservative guideline. The RMS current required for a and off into near zero voltage.
multi-phase converter can be approximated with the aid of The equations assume linear voltage-current transitions and
Figure 13. do not model power loss due to the reverse-recovery of the
lower MOSFETs body diode. The gate-charge losses are

15
 HIP6302

dissipated by the Driver IC and don't heat the MOSFETs.

However, large gate-charge increases the switching time,
tSW which increases the upper MOSFET switching losses.
Ensure that both MOSFETs are within their maximum
junction temperature at high ambient temperature by
calculating the temperature rise according to package
thermal-resistance specifications. A separate heatsink may
be necessary depending upon MOSFET power, package
type, ambient temperature and air flow.

2
I O × r DS ( ON ) × V OUT I O × V IN × t SW × F SW
P UPPER = ------------------------------------------------------------ + ----------------------------------------------------------
V IN 2
2
I O × r DS ( ON ) × ( V IN – V OUT )
P LOWER = ---------------------------------------------------------------------------------
V IN

A diode, anode to ground, may be placed across Q2 and Q4

of Figure 1. These diodes function as a clamp that catches
the negative inductor swing during the dead time between
the turn off of the lower MOSFETs and the turn on of the
upper MOSFETs. The diodes must be a Schottky type to
prevent the lossy parasitic MOSFET body diode from
conducting. It is usually acceptable to omit the diodes and let
the body diodes of the lower MOSFETs clamp the negative
inductor swing, but efficiency could drop one or two percent
as a result. The diode's rated reverse breakdown voltage
must be greater than the maximum input voltage.

16
 HIP6302

Small Outline Plastic Packages (SOIC)

N M16.15 (JEDEC MS-012-AC ISSUE C)

INDEX 16 LEAD NARROW BODY SMALL OUTLINE PLASTIC
H 0.25(0.010) M B M
AREA PACKAGE
E
INCHES MILLIMETERS
-B-
SYMBOL MIN MAX MIN MAX NOTES

1 2 3
A 0.0532 0.0688 1.35 1.75 -
L
A1 0.0040 0.0098 0.10 0.25 -
SEATING PLANE B 0.013 0.020 0.33 0.51 9
-A- C 0.0075 0.0098 0.19 0.25 -
D A h x 45o
D 0.3859 0.3937 9.80 10.00 3
-C- E 0.1497 0.1574 3.80 4.00 4
α e 0.050 BSC 1.27 BSC -
e A1
C H 0.2284 0.2440 5.80 6.20 -
B 0.10(0.004)
h 0.0099 0.0196 0.25 0.50 5
0.25(0.010) M C A M B S
L 0.016 0.050 0.40 1.27 6
N 16 16 7
NOTES:
1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of α 0o 8o 0o 8o -
Publication Number 95. Rev. 0 12/93
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension “D” does not include mold flash, protrusions or gate burrs.
Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006
inch) per side.
4. Dimension “E” does not include interlead flash or protrusions. Interlead
flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index
feature must be located within the crosshatched area.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width “B”, as measured 0.36mm (0.014 inch) or greater above
the seating plane, shall not exceed a maximum value of 0.61mm
(0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are
not necessarily exact.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA EUROPE ASIA
Intersil Corporation Intersil SA Intersil (Taiwan) Ltd.
P. O. Box 883, Mail Stop 53-204 Mercure Center 7F-6, No. 101 Fu Hsing North Road
Melbourne, FL 32902 100, Rue de la Fusee Taipei, Taiwan
TEL: (321) 724-7000 1130 Brussels, Belgium Republic of China
FAX: (321) 724-7240 TEL: (32) 2.724.2111 TEL: (886) 2 2716 9310
FAX: (32) 2.724.22.05 FAX: (886) 2 2715 3029

17
This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.