Power Electronics Simulation Using PSPIC
Power Electronics Simulation Using PSPIC
5V
0V
10mHz 30mHz 100mHz 300mHz 1.0Hz 3.0Hz 10Hz 30Hz 100Hz 300Hz 1.0KHz 3.0KHz 10KHz
V(R2:2)
Frequency
20uA
15uA
10uA
5uA
0A
10mHz 30mHz 100mHz 300mHz 1.0Hz 3.0Hz 10Hz 30Hz 100Hz 300Hz 1.0KHz 3.0KHz 10KHz
I(C1) I(C2) I(R1) I(V1)
Frequency
100
50
0
10Hz 30Hz 100Hz 300Hz 1.0KHz 3.0KHz 10KHz 30KHz 100KHz
V(R1:1)/ I(R1)
Frequency
I would like to thank Prof Bidyut kumar Bhattacharyya for his inspiration, Faculties of Electrical and
Instrumention Engineering for there support and students of instrumentation engineering, NIT Agartala
for showing interest on simulation.
Bibliography
Mr. Suman Debnath was born on 20th July, 1986, in Agartala, India. He completed his Madhyamik
from Resharbagan Higher Secondary School, Agartala in 2004. After that he has completed Diploma in
Electrical Engineering from Polytechnic Institute Narsingarh, Tripura in 2007. He received his B.E
degree in 2010 from Dr. B.A.M.U. University and M-Tech Degree in 2012 from NIT Agartala and he is
currently a PhD Scholar at NIT Agartala and working as a Senior Manager at TSECL. He also serve
social work in NGO and serves as a President at Research Scholar Association National Institute of
Technology Agartala (RSA-NITA).He has one Patent (patent application number 798/KOL/2014) and
many International Journal and Conference (published in IEEE Transaction on CPMT, International
Journal of Bioinformatics and Intelligent Control (JBIC), IJASTR, IJEE, IJCA, IJERA, IEEE SCEECS
2012, ICECT 2013 ). He has been awarded in many prestigious awards. Some of these are Dr. B. R.
Ambedkar Memorial Award (2004), POSOCO Power System Award (PPSA-2013). His research interest
includes Power Delivery Network and Optimization.
My effort will get success if you get any help like simulating circuit diagram on PSPICE
environment from this book. Your suggestion to improve this book will be highly appreciated.
Give your feedback by mailing me.
e-mail:-
[email protected] , [email protected]
Power electronics can be used to design ac and dc regulated power supplies for various
electronic equipment, including consumer electronics, instrumentation devices, computers,
aerospace, and uninterruptable power supply (UPS) applications. Power electronics is also used
in the design of distributed power systems, electric heating and lighting control, power factor
correction, and static var compensation.
Electromechanical applications:
Electromechanical conversion systems are widely used in industrial, residential, and commercial
applications. These applications include ac and dc machine tools, robotic drives, pumps, textile
and paper mills, peripheral drives, rolling mill drives, and induction heating.
Electrochemical applications:
Electrochemical applications include chemical processing, electroplating, welding, metal
refining, production of chemical gases and fluorescent lamp ballasts. Power electronics
applications in residential, commercial, industrial, transportation, utility systems, aerospace and
telecommunication fields.
a. Residential d. Transportation
Refrigeration and freezers Traction Control of electric vehicle
Space heating Electric locomotives
Air conditioning Street Cars, trolley buses
Cooking Subways
Electronics (Personal Computer, Automotive electronics including
Entertainment Equipment) engine control
2. What is PISPICE ?
SPICE is a powerful general purpose analog and mixed-mode circuit simulator that is used to
verify circuit designs and to predict the circuit behavior. This is of particular importance for
integrated circuits. It was for this reason that SPICE was originally developed at the Electronics
Research Laboratory of the University of California, Berkeley (1975), as its name implies:
• Non-linear transient and Fourier analysis: calculates the voltage and current as a function of
time when a large signal is applied; Fourier analysis gives the frequency spectrum.
• Linear AC Analysis: calculates the output as a function of frequency. A bode plot is generated.
• Noise analysis
• Parametric analysis
• The PSpice Light version has the following limitations: circuits have a maximum of 64
nodes, 10 transistors and 2 operational amplifiers.
• PSpice allows multiple plots to be viewed simultaneously, such as voltage, power, etc.
Also, specific points, such as a voltage at a certain time, can be selected and marked on
the output plot in PSpice,
• Very simple to represent any electrical circuit, in particular power-electronic circuits and
• All analyses can be done at different temperatures. The default temperature is 300K.
The values of elements can be specified using scaling factors (upper or lower case):
T or Tera (= 1E12);
G or Giga (= E9);
K or Kilo (= E3);
N or Nano (= E-9);
P or Pico (= E-12)
F of Femto (= E-15)
This specifies same meaning: 225P, 225p, 225pF; 225pFarad; 225E-12; 0.225N
8. DC Sweep Analysis
20V
15V
10V
5V
0V
0V 2V 4V 6V 8V 10V 12V 14V 16V 18V 20V
V(R1:1) V(R2:2)
V_V1
-0.0mA
-1.0mA
-2.0mA
-3.0mA
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms 55ms 60ms
I(C1)
Time
15V
10V
5V
0V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms 55ms 60ms
V(R2:2)
Time
6.0V
4.0V
2.0V
0V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms 55ms 60ms
V(R2:2)
Time
0A
-0.5mA
-1.0mA
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms 55ms 60ms
I(C1)
Time
100uA
50uA
0A
100mHz 300mHz 1.0Hz 3.0Hz 10Hz 30Hz 100Hz 300Hz 1.0KHz 3.0KHz 10KHz
I(C1)
Frequency
600mV
400mV
200mV
0V
100mHz 300mHz 1.0Hz 3.0Hz 10Hz 30Hz 100Hz 300Hz 1.0KHz 3.0KHz 10KHz
V(R2:2)
Frequency
11. How to find out the Power Delivery Network (PDN) of a Circuit
100
50
0
10Hz 30Hz 100Hz 300Hz 1.0KHz 3.0KHz 10KHz 30KHz 100KHz
V(R1:1)/ I(R1)
Frequency
10V
5V
0V
10mHz 30mHz 100mHz 300mHz 1.0Hz 3.0Hz 10Hz 30Hz 100Hz 300Hz 1.0KHz 3.0KHz 10KHz
V(U1:OUT)
Frequency
20uA
15uA
10uA
5uA
0A
10mHz 30mHz 100mHz 300mHz 1.0Hz 3.0Hz 10Hz 30Hz 100Hz 300Hz 1.0KHz 3.0KHz 10KHz
I(C1) I(C2) I(R1) I(V1)
Frequency
10V
5V
0V
10mHz 30mHz 100mHz 300mHz 1.0Hz 3.0Hz 10Hz 30Hz 100Hz 300Hz 1.0KHz 3.0KHz 10KHz
V(R2:2)
Frequency
20uA
15uA
10uA
5uA
0A
10mHz 30mHz 100mHz 300mHz 1.0Hz 3.0Hz 10Hz 30Hz 100Hz 300Hz 1.0KHz 3.0KHz 10KHz
I(C2)
Frequency
Double click on the value (500 Ohms) of the load resistor R1 to {Rval}. Use curly brackets.
Double click on the PARAM part. This will open a spreadsheet like window showing the PARAM
definition. You will need to add a new column to this spread sheet. Click on NEW COLUMN and enter
for Property Name, Rlval (without the curly brackets).
20. BJT
-0.0A
-1.0A
-2.0A
-3.0A
0V 0.1V 0.2V 0.3V 0.4V 0.5V 0.6V 0.7V 0.8V 0.9V 1.0V
I(VCE)
V_VBE
21. Thyristor
Thyristor turn on characteristics
1.0A
0.5A
0A
0s 0.4us 0.8us 1.2us 1.6us 2.0us 2.4us 2.8us 3.2us 3.6us 4.0us
- I(R1)
Time
4.0V
0V
-4.0V
-8.0V
0s 0.4us 0.8us 1.2us 1.6us 2.0us 2.4us 2.8us 3.2us 3.6us 4.0us
V(Rg:1)
Time
DC Analysis of SCR
6.0V
4.0V
2.0V
0V
0V 2V 4V 6V 8V 10V 12V 14V 16V 18V 20V
V(R1:2) V(X1:A,0)
V_V1
6.0V
4.0V
2.0V
0V
0s 0.4us 0.8us 1.2us 1.6us 2.0us 2.4us 2.8us 3.2us 3.6us 4.0us
V(R1:1)
Time
600mA
400mA
200mA
0A
0s 0.4us 0.8us 1.2us 1.6us 2.0us 2.4us 2.8us 3.2us 3.6us 4.0us
- I(R1)
Time
-I(R)=Anode Current
• DC-DC Converters
• AC-AC Converters
These converters are further divided based on number of phase (single phase, three phase,
poly-phase) and based on conversion type (Half wave, Full wave)
For referring different types of power electronics devices follow the reference[1]
….
Part name
Source=VSIN (VOFF=0,VAMP=220,FREQ=50)
Resistance=R(R=0.001)
Diode=D1N4002
Capacitor=C (15mF)
The transformer has a ratio of 20 to 1. The diode is obviously not an ideal diode but will have
a serial resistance RD. At diode ends, voltage reachs twice peak voltage at secondary
winding.The formula to determine the capacitance C1 is given by: C= K * (I / Vr), where C
is uF, K is 4.8 for halfwave rectifiers and 1.8 for double halfwave rectifiers.I is the current
that can deliver power supply in milliamps and Vr is the maximum ripple ammissibile in
output voltage V.Ripple obviously occurs with the resistance load connected.For instance, for
a ripple allowable of 0.5V and a maximum current up to 1500mA, we 'll have C = 4.8 *
1500 / 0.5 V = 14400uF, around 15mF.
DIN4002 (diode)
R (Resistance)
GND_SIGNAL/CAPSYM.
100V
50V
0V
-50V
-100V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(D1:1)
Time
100V
50V
0V
-50V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(D1:2)
Time
200mA
0A
-200mA
-400mA
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
I(R1)
Time
150mA
100mA
50mA
0A
0Hz 0.1KHz 0.2KHz 0.3KHz 0.4KHz 0.5KHz 0.6KHz 0.7KHz 0.8KHz 0.9KHz 1.0KHz 1.1KHz 1.2KHz 1.3KHz
I(R1)
Frequency
300mA
200mA
100mA
0A
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
RMS(I(R1))
Time
DIN4002 (diode)
R (Resistance)
L ( Inductor)
GND_SIGNAL/CAPSYM
100V
50V
0V
-50V
-100V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(D1:1)
Time
100V
50V
0V
-50V
-100V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(D1:2)
Time
DIN4002 (diode)
R (Resistance)
C ( Capacitor)
GND_SIGNAL/CAPSYM
100V
50V
0V
-50V
-100V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(D1:1)
Time
100V
50V
0V
-50V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(D1:2)
Time
26. Uncontrolled Half wave rectifier with RL Load & Freewheeling Diode
DIN4002 (diode)
R (Resistance)
L ( Inductor)
GND_SIGNAL/CAPSYM
100V
50V
0V
-50V
-100V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(D1:1)
Time
2.0A
0A
-2.0A
-4.0A
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
I(R1) RMS(I(R1))
Time
2N1595 (Thyristor)
R (Resistance)
GND_SIGNAL/CAPSYM
400mA
0A
-400mA
-800mA
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
I(R1)
Time
100V
50V
0V
-50V
-100V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(X1:A) V(X1:K)
Time
2N1595 (Thyristor)
R (Resistance)
GND_SIGNAL/CAPSYM
80mV
40mV
0V
-40mV
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(X1:K)
Time
2N1595 (Thyristor)
R (Resistance)
GND_SIGNAL/CAPSYM
10V
5V
0V
-5V
-10V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(X1:A) V(V2:-)
Time
• Part name
• Source=VSIN (VOFF=0,VAMP=220,FREQ=50)
• Diode= D1N4002
• Capacitor=C (100mF)
• Resistor=R (Rpar)
• PARAMETERS= PARAM
In this schematic, with a double half-wave rectifier we have a frequency ripple of 100Hz, that
is a 10ms period. Let's perform a parametric analysis in which we see as output voltage
increases if resistance load increases, and vice versa the ripple decrease for an higher load.
Load ranges from 0.5 to 20 Ohm
29. DUAL RECTIFIER WITH DIODES BRIDGE AND CENTER TAP SECONDARY
• Part name
• Source=VSIN (VOFF=0,VAMP=220,FREQ=50)
• Diode= D1N4002
This schematic is similar to the halfwave rectifier with the CENTER TAP of transformer
between the two electrolytic capacitors, the only difference is the diodes bridge that rectifies
both halfwaves.
• Part name
• Source=VSIN (VOFF=0,VAMP=220,FREQ=50)
• Resistance=R (R1=0.001)
• Diode= D1N4002
• Capacitor=C (C1=4.7mF)
This is the classic configuration of bridge diodes rectifier used to rectify all the two
halfwaves. We used a library model transformer in which we set a ratio of 1:10 through
values of the
Part name
• Source=VSIN (VOFF=0,VAMP=220,FREQ=50)
• Diode=MBR1045
• Capacitor= C (C1=15mF)
In this schematic we have a half-wave rectifier directly connected to 220V.We know that the
load has a voltage of 12V, and being 10 Ohm the resistance value, the resistor absorbs a
current of 1.2 A. Because to the ends of capacitor (which should withstand to voltage
differences over 500V) are 220V, we need a voltage drop of 208V.For this reason we must
set a resistance R1 equal to V / I = 208V / 1.2 A = 180 Ohm.WE HAVE SUPPOSED THAT
POWER DISSIPATION IS COSTANT IN TIME, OTHERWISE LOAD VOLTAGE CAN
CHANGE AND CAN DAMAGE IT.
• Part name
• Source=VSIN (VOFF=0,VAMP=50,FREQ=50)
• Diode=MBR320
• Zener diode=1N4372
• Resistor=R (R1=1K)
• Capacitor=C (15mF)
We can use it when the voltage rectified to the ends of the capacitor is too high for load and
we need to decrease it.This is done for circuits that provide to the load up to 100mA. The
Zener diode, which must be inversely biased (cathode positive and anode negative) has a
voltage drop which is typical of that specific Zener. In this case voltage drop is about 3V, but
for other diodes can reach 100V or more. The characteristic of Zener is such that for
variations on the current that flows in it, its voltage drop remains constant. The basic
parameters of a Zener diode are its Zener current Iz, its voltage drop of Zener Vz and of
course the power Wz that it can dissipate and will be given by product Vz * Iz. If we apply to
the Zener diode a reverse voltage greater than Vz, obviously we' ll have place a resistance
equal to (Vin-Vz)/Iz, where Vin is the voltage that we apply.
1.0A
0.5A
0A
-0.5A
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
I(D1) I(D4)
Time
1.0A
0.5A
0A
-0.5A
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
I(D1) I(D4)
Time
160V
120V
80V
40V
0V
0s 20ms 40ms 60ms 80ms 100ms 120ms 140ms 160ms 180ms 200ms
V(D1:2)
Time
34. Single phase diode rectifier using novel passive wave shaping method
150V
100V
50V
0V
0s 50ms 100ms 150ms 200ms 250ms 300ms 350ms 400ms 450ms 500ms 550ms 600ms 650ms 700ms 750ms 800ms
V(D1:2)
Time
35. Single phase diode rectifier circuit with series input resonant filter
120V
80V
40V
0V
0s 1s 2s 3s 4s 5s 6s 7s 8s 9s 10s
V(D1:2)
Time
36. Single phase diode rectifier using improved passive wave shaping
method
150V
100V
50V
0V
0s 0.4s 0.8s 1.2s 1.6s 2.0s 2.4s 2.8s 3.2s 3.6s 4.0s
V(D1:2)
Time
37. Full wave Diode Bridge rectifier with & without capacitor
Full wave Diode Bridge rectifier circuit in PSPICE
20V
10V
0V
-10V
-20V
0s 10ms 20ms 30ms 40ms 50ms 60ms 70ms 80ms 90ms 100ms
V(D1:A,D3:A)
Time
20V
10V
0V
-10V
0s 10ms 20ms 30ms 40ms 50ms 60ms 70ms 80ms 90ms 100ms
V(D1:A) V(D3:A)
Time
20V
15V
10V
5V
0V
0s 10ms 20ms 30ms 40ms 50ms 60ms 70ms 80ms 90ms 100ms
V(R1:2)
Time
20V
15V
10V
5V
0V
0s 10ms 20ms 30ms 40ms 50ms 60ms 70ms 80ms 90ms 100ms
V(R1:2)
Time
Fig: If we connect a Capacitor (c=15mF) across the rectifier output then output waveform becomes
steady
Part Name
Source=VSIN (VOFF=0,VAMP=50,FREQ=50)
Resistance=R (R1=390k,R2=390k,R3=390K,
R5=0.001)
C4=4800uF
Transformer=XFRM_LINEAR (L1_VALUE=10uH,
L2_VALUE=160uH, COUPLING=1)
Ground
Diodes commercially available normally can withstand voltages of order of 3-400 V, if it's
necessary rectifier higher voltages we have to place a number of diodes in series.A typical
schematic is represented above, where the resistance are high value and can share equally
high voltage between diodes absorbing little current. Capacitors serve to reduce possible
noise introduced by diodes.
1.0KV
0.5KV
0V
-0.5KV
-1.0KV
0s 10ms 20ms 30ms 40ms 50ms 60ms 70ms 80ms 90ms 100ms
V(C4:+) V(R5:2,0) V(C1:1,0)
Time
To the ends of couple capacitors C2-C3 we get a voltage differential of 40V, with a
maximum current which
will be 1/4 respect maximum current of secondary winding.Let's note that this quadrupling
multiplier is
* source FOURMULTVOLTAGE
+SIN 0 220V 50 0 0 0
.subckt VoltageQuadrupling_TX1 1 2 3 4
L1_TX1 1 2 10uH
L2_TX1 3 4 10uH
.ends VoltageQuadrupling_TX1
VOLTAGE QUADRUPLING
40V
20V
0V
-20V
0s 20ms 40ms 60ms 80ms 100ms 120ms 140ms 160ms 180ms 200ms
V(C2:+) V(TX1:3,TX1:4)
Time
SWITCH= IRF150
Diode= D1N4002
Inductor=L (50mH)
Ground
200V
100V
0V
-100V
-200V
0s 10us 20us 30us 40us 50us 60us 70us 80us 90us 100us
V(L1:1,R8:2)
Time
SWITCH= IRF150
Diode= D1N4002
Inductor=L (50mH)
Ground
6.0V
4.0V
2.0V
0V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(R5:2)
Time
PART NAME
Inductor=L (L1=5uH)
Capacitor=C(C1=100uF)
Resistor=R (R1=0.5)
12V
8V
4V
0V
0s 50us 100us 150us 200us 250us 300us 350us 400us 450us 500us
V(V1:+) V(L1:2)
Time
8.0V
6.0V
4.0V
2.0V
0V
0Hz 0.5MHz 1.0MHz 1.5MHz 2.0MHz 2.5MHz 3.0MHz 3.5MHz 4.0MHz 4.5MHz 5.0MHz
V(V1:+) V(L1:2)
Frequency
8.0V
6.0V
4.0V
2.0V
0V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(L1:2)
Time
PART NAME
Inductor=L (L1=0.00005H)
Capacitor=C(C1=0.00005F)
Resistor=R (R1=10)
Diode= D1N4002
Switch=IRF150
6.0V
4.0V
2.0V
0V
0s 0.5ms 1.0ms 1.5ms 2.0ms 2.5ms 3.0ms 3.5ms 4.0ms 4.5ms 5.0ms
V(V2:+)
Time
300mV
200mV
100mV
0V
0s 0.5ms 1.0ms 1.5ms 2.0ms 2.5ms 3.0ms 3.5ms 4.0ms 4.5ms 5.0ms
V(L1:2)
Time
PART NAME
Inductor=L (L1=10mH)
Capacitor=C(C1=100uF)
Resistor=R (R1=20)
Diode= D1N4002
Switch=S
25V
20V
15V
10V
5V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(D1:2)
Time
24V
20V
16V
12V
8V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms 55ms 60ms 65ms 70ms 75ms 80ms
V(D1:2)
Time
Part name
Inductor=L (L1=10mH,L2=2mH)
Switch=Sbreak
Pulse=VSTIM(Implementation=pulse50k)
Diode=BAT68/SIE
3.0V
2.0V
1.0V
0V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms 55ms 60ms
V(R3:1)
Time
This converter has the same relationship between input voltage and output voltage of buck-
boost converter, (Vi/Vu = D/(1-D) where D is duty cycle and ranges from 0 to 1 ideally) ,
with the difference that has two inductors and two capacitors.The advantage of this solution
is a ripple in voltage output considerably reduced compared to other types of
converters.When the switch is closed inductor L1 start charging itself, when switch is open
the voltage at the ends of inductor invert itself, because the current can't immediately drop to
zero, (remember costitutive equation of inductor V= L dI/dT, V would be infinite). Current
through inductor L1 decrease and load the capacitor C1.When the switch is closed again C1
discharges through L2 to the load.L2 and C2 act as a low pass filter.
• C (Capacitor, C1=500uF)
• BAT68/SIE (Diode)
• VSTIM (Pulse)
20
10
-10
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
I(L1) I(C2) V(C2:+) V(R1:2,L1:2)
Time
• C (Capacitor, C1=200uF)
• BAT68/SIE (Diode)
• VSTIM (Pulse)
1.5V
1.0V
0.5V
0V
0s 0.1s 0.2s 0.3s 0.4s 0.5s 0.6s 0.7s 0.8s 0.9s 1.0s
V(R2:1,C1:-)
Time
This type of converter can operate both as a DROP DOWN converter that as a STEP UP
converter respect to
input voltage Vi and output voltage Vu.The relationship between these two voltages is ruled
by the work cycle of switch according to the formula Vi / Vu = D / (1-D), where D is the
duty cycle (D = Ton/(Ton+Toff) = Ton/T). The behaviour of the circuit will be
ambivalent, boost converter (step up) when duty cycle is more than 50% and buck converter
(drop down) where duty cycle is below the 50% (try change pulse width in Edit Pspice
Stimulus to verify).Like boost regulator, when the switch is closed, inductor L1 accumulates
energy.When switch is open this energy through the diode is transferred to the capacitor C1.
200V
150V
100V
50V
0V
0s 10ms 20ms 30ms 40ms 50ms 60ms 70ms 80ms 90ms 100ms
V(R1:2)
Time
20V
10V
0V
V(CARRIER_SIGNAL) V(MODULATING_SIGNAL)
20V
0V
SEL>>
-20V
0s 2ms 4ms 6ms 8ms 10ms 12ms 14ms 16ms 18ms
V(OUTPUT)
Time
2.0V
1.0V
0V
-1.0V
-2.0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(AM)
Time
1.0V
0.5V
0V
0Hz 2KHz 4KHz 6KHz 8KHz 10KHz 12KHz 14KHz 16KHz 18KHz 20KHz 22KHz 24KHz 26KHz
V(AM)
Frequency
1.0V
0V
SEL>>
-1.0V
V(VIN)
2.0V
0V
-2.0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(VOUT)
Time
Fig.a at R2 = 1k
1.0V
0V
SEL>>
-1.0V
V(VIN)
20V
0V
-20V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(VOUT)
Time
Fig.a at R2 = 10k
4.0V
0V
-4.0V
-8.0V
0s 5ms 10ms 15ms 20ms 25ms 30ms 35ms 40ms 45ms 50ms
V(VOUT)
Time
In this experiment a CMOS inverter is designed and built using a PMOS and a NMOS. Once
its operation and properties are clearly understood, a two-input NAND gate. NMOS and
PMOS properties and their operating regions are also discussed to better understand the
basic inverter topology.
CMOS inverters (Complementary NOSFET Inverters) are some of the most widely used and
adaptable MOSFET inverters used in chip design. They operate with very little power loss
and at relatively high speed. The CMOS inverter has good logic buffer characteristics, in
that, its noise margins in both low and high states are large. A CMOS inverter contains a
PMOS and a NMOS transistor connected at the drain and gate terminals, a supply voltage
VDD at the PMOS source terminal, and a ground connected at the NMOS source terminal,
were VIN is connected to the gate terminals and VOUT is connected to the drain
terminals.(See Figure 1.1). The CMOS does not contain any resistors, which makes it more
power efficient that a regular resistor-MOSFET inverter. As the voltage at the input of the
CMOS device varies between 0 and 5 volts, the state of the NMOS and PMOS varies
accordingly. If we model each transistor as a simple switch activated by VIN, the inverter’s
operations can be seen very easily:
6.0V
4.0V
2.0V
0V
0s 0.5ms 1.0ms 1.5ms 2.0ms 2.5ms 3.0ms 3.5ms 4.0ms 4.5ms 5.0ms
V(OUT1) V(IN)
Time
DC Analysis of inverter
8.0V
6.0V
4.0V
2.0V
0V
0V 0.5V 1.0V 1.5V 2.0V 2.5V 3.0V 3.5V 4.0V 4.5V 5.0V 5.5V 6.0V 6.5V 7.0V
V(OUT1) V(IN)
V_V3
Truth Table
A B F
0 0 1
0 1 1
1 0 1
1 1 0
6.0V
4.0V
2.0V
0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(IN1)
Time
6.0V
4.0V
2.0V
0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(IN2)
Time
800mV
600mV
400mV
200mV
0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(OUT)
Time
The purpose of this laboratory experiment is to understand the basic building blocks of an
integrated circuit. This is done constructing a current source which is a fundamental part in
many CMOS circuits.
Current mirrors are common circuits in analog and mixed signal integrated circuits. Many
fundamental current mirror configurations have been developed in bipolar, MOS, and
CMOS. A current mirror is a circuit designed to copy a current through one active device by
controlling the current in another active device of a circuit, keeping the output current
constant regardless of loading. The current that is being “copied” can be a varying signal
current. What an ideal current mirror can be thought of as is simply an ideal current
amplifier. The current mirror is used to provide bias currents and active loads to circuits. The
CMOS current source circuit capable of constantly generating a certain reference voltage
irrespective of an analog supplying voltage, a substrate temperature, and a temperature
variation, which includes a start unit for driving the CMOS current source circuit in
accordance with a start signal; a bias current generating unit driven by the start unit for
generating a bias current in accordance with an analog voltage, a substrate voltage, and a
temperature variation; a current input unit for inputting a bias current; and a current
compensation unit for receiving a bias current through the current input unit and for
compensating the bias current in accordance with an analog voltage, a substrate voltage, and
a temperature variation and for generating a reference current. The basic NMOS current
mirror using M1 and M2 is seen in figure 1.
The first step was build The Current mirrors using the PSPICE schematic as shown in Figure
and that to understand the CMOS operation for will take places in the next procedure
5.0V
4.0V
3.0V
2.0V
0s 1ns 2ns 3ns 4ns 5ns 6ns 7ns 8ns 9ns 10ns
V(M1:d) V(M3:d)
Time
The PSPICE simulation displayed the input and output waveforms of the current mirror is shown in
Figure 5 where the red waveform shows the output current; the green waveform shows the reference
current through M1
The second step to built two current mirrors one time with a resistance or Rref as shown in figure 3
where we can force the same current through M3 and M5:
6.0V
4.0V
2.0V
0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(M3:b) V(M2:d)
Time
The part two of the second step to built two current mirror using CMOS instead of Rref as shown in
figure 4 where we can force the same current through M3 and M5:
3.6V
3.2V
2.8V
2.4V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(M5:s)
Time
The VSG of each MOSFET are equal to one another, the output current is at the drain of the MOSFET
which is not diode connected and be expressed by the expression ID=12μpCoxVSG2-VTP2W2L2 on
the current mirror. It should also be noted if both transistors are matched, meaning that W1L1=W2L2,
then the reference current will equal the output current, if the ratios are not the same then the current
at the output could be larger or smaller then the reference current. In the case of the CMOS current
mirror what is done is essentially connecting two current mirrors, an NMOS current mirror to the
drains of the PMOS current mirror, by doing so it effectively are eliminates the use of resistors in the
circuit. In the schematic (Figure 3) used for this experiment a Rref resistor is used to highlight the
reference current, this resistor could be replaced by a diode connected transistor or a biased transistor
in order to truly make a CMOS current mirror as shown in Figure 4. In this laboratory experiment we
learned many things concerning CMOS current sources as opposed to a simple MOSFET current
source. By building the CMOS version of a current source we can effectively create a true integrated
without the use of resistors. In learning how to construct a current source we are building the
foundation for future circuits by being able to apply a bias current, which is essential in so many
circuits.
Single stage amplifiers are used in virtually every op-amp design. By replacing a passive load resister
with a MOSFET transistor (called an active load), therefore significant amount of chip area can be
saved. An active load can also produce higher values of resistance when compared with a passive
resistor, resulting in higher gains. A differential amplifier is a type of electronic amplifier that
multiplies the difference between two inputs by some constant factor. Given two inputs Vin+ and Vin- a
practical differential amplifier gives an output Vout. The differential amplifier is useful in situations
where we want to amplify a small difference between two signal levels and ignore any ‘common’
level both inputs may share. Figure 1 is a simple example of a CMOS differential amplifier. One of
them is where we have an input which has come from some distance and may have had some added
interference.
In this lab we built current differential amplifier. Since, a current mirror is designed to copy a current
through one active device by controlling the current in another active device of a circuit, keeping the
output current constant regardless of loading. The current being 'copied' can be, and sometimes is, a
varying signal current. Theoretically, an ideal current mirror is simply an ideal current amplifier. The
current mirror is used to provide bias currents and active loads to circuits. The use of current mirror is
more useful in a CMOS design since it will make our design more space efficient, and because it
naturally avoids supply and temperature dependence. However, Figure 1 show differential amplifier
also the size of the M1 and M2 can be ratioed to give a gain or to scale the input currents. The input
impedance of current differential amplifier is simply the small –signal resistance of a diode –
connected MOSFET, or
Rin = 1gm
6.0V
4.0V
2.0V
0V
-2.0V
0s 0.1ms 0.2ms 0.3ms 0.4ms 0.5ms 0.6ms 0.7ms 0.8ms 0.9ms 1.0ms
V(M4:d) V(M4:g)
Time
In this experiment we learned the basic properties of a differential amplifier, in which the circuit
senses two inputs that vary by equal and opposite amounts and generate two outputs that behave in a
similar fashion. It can also be taking into account that one can tap the signal from one output only,
however taking the difference between both outputs delivers twice the gain, and improves Common-
Mode Rejection which is an essential function when the common-mode signal is a noise source or DC
bias. The results of the experiment also conclude that as the voltage input increases from -1V to 1V
the output 1 decreases in voltage while the 2nd output increases as does the current through the drains.
In the end building the circuit we didn’t get the exact gain as we found in PSPICE. However, the
result was close enough.
57.5 Comparator
A comparator circuit compares two voltage signals and determines which one is greater. The
result of this comparison is indicated by the output voltage: if the op-amp's output is
saturated in the positive direction, the noninverting input (+) is a greater, or more positive,
voltage than the inverting input (-), all voltages measured with respect to ground. If the op-
amp's voltage is near the negative supply voltage (in this case, 0 volts, or ground potential), it
means the inverting input (-) has a greater voltage applied to it than the noninverting input
(+).
In the case of TTL/CMOS logic output comparators, negative inputs are not allowed
In general comparators are “fast”, their circuits are not immune to the classic speed-power
tradeoff. High speed comparators use transistors with larger aspect ratios and hence also
consume more power. Depending on the application, select either a comparator with high
speed or one that saves power.
A comparator normally changes its output state when the voltage between its inputs crosses
through approximately zero volts. Small voltage fluctuations due to noise, always present on
the inputs, can cause undesirable rapid changes between the two output states when the input
voltage difference is near zero volts. To prevent this output oscillation, a small hysteresis of a
few millivolts is integrated into many modern comparators. In place of one switching point,
hysteresis introduces two: one for rising voltages, and one for falling voltages. The difference
between the higher-level trip value (VTRIP+) and the lower-level trip value (VTRIP-) equals
the hysteresis voltage (VHYST).
If the comparator does not have internal hysteresis or if the input noise is greater than the
internal hysteresis then an external hysteresis network can be built using positive feedback
from the output to the non-inverting input of the comparator. The resulting Schmitt
trigger circuit gives additional noise immunity and a cleaner output signal. When hysteresis
is added then a comparator cannot resolve signals within the hysteresis band.
1.0V
0.5V
0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(IN1)
Time
1.0V
0.5V
0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(V4:+)
Time
1.0V
0.5V
0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(OUT)
Time
From the two outputs we can see how the comparator works by taking two analog voltages
and makes a decision whether the voltage at V+ is higher or lower than the voltage at V-. If
the voltage V+ is higher than V-, the comparator will output a high voltage, otherwise a low
voltage. The comparator can be built by cascading a high-gain differential amplifier with a
common drain amplifier. This amplifier serves as buffer which provides the required output
current and also as a converter that converts a differential output of the differential amplifier
to single-ended output. With this laboratory experiment we learned how we can put together
two inputs signals to create one larger and functional circuit. This experiment was also
essential in teaching trouble shooting skills and techniques because we had so many
challenges in getting the circuit to work properly even though everything was wired properly,
sometimes it may just be the equipment that is being used and a way around that problem
must be discovered.
1.0V
0.5V
0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(IN1)
Time
1.0V
0.5V
0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(IN2)
Time
1.0V
0.5V
0V
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(OUT)
Time
Reference
1. “Circuit Design Layout and Simulation ”,R. Jacob Baker, second edition, Wiley & Sons, INC
(2005)
2. http://en.wikipedia.org/wiki/logice gates
4. http://www.freepatentsonline.com/5744999.html
5. A. B. Grebene, Bipolar and MOS Analog Integrated Circuit Design. John Wiley & Sons, Inc.,
1984.
7. http://dc308.4shared.com/doc/zA3bPdfY/preview.html