Week12HW Solutions PDF
Week12HW Solutions PDF
Purdue University
1a)
Sketch
the
electrostatic
potential
vs.
position
inside
the
semiconductor.
Solution:
1b)
Roughly
sketch
the
electric
field
vs.
position
inside
the
oxide
and
semiconductor.
Solution:
Note:
We
assume
that
there
is
no
charge
in
the
oxide
and
no
charge
at
the
oxide-‐Si
interface.
1c)
Do
equilibrium
conditions
apply
inside
the
semiconductor?
Explain
Solution:
YES.
The
oxide
insures
that
no
current
flows,
so
the
metal
and
semiconductor
are
two
separate
systems
in
equilibrium
with
possibly
different
Fermi
levels.
(Note:
We
assume
that
light
is
not
shining
on
the
semiconductor.)
1d)
Roughly
sketch
the
hole
concentration
vs.
position
inside
the
semiconductor.
Solution:
1e)
What
is
the
hole
concentration
in
the
bulk?
Solution:
p ( x → ∞ ) = ni e( Ei −EF ) kBT = 1010 e0.51/0.026 = 3.3 × 1018
cm-‐3
p ( x → ∞ ) = 3.3 × 1018 cm -3
1f)
What
is
the
hole
concentration
at
the
surface?
Solution:
p ( x = 0 ) = ni e( Ei −EF ) kBT = 1010 e0 = 1 × 1010
p ( x = 0 ) = 1010 cm -3
1g)
What
is
the
surface
potential?
Solution:
φS = φ ( x = 0 ) − φ ( x → ∞ ) = 0.51 V
2qN AφS
ES =
κ Sε0
We
find
the
electric
field
in
the
oxide
from:
κ oxE ox = κ SE S
so
κS 2qN AφS
E ox =
κ ox κ Sε0
The
volt
drop
across
the
oxide
is:
κS 2qN AφS
Δφox = x0E ox = x0
κ ox κ Sε0
alternatively
we
can
write
this
as:
x0 Q (φ )
Δφox = 2qκ S ε 0 N AφS = − D S
κ ox ε 0 Cox
where
QD (φS ) is
the
depletion
charge
in
C/cm2
in
the
semiconductor
and
QD = − 2qκ S ε 0 N AφS = − 2 × 1.6 × 10−19 × 11.8 × 8.854 × 10−14 × 3.3× 1018 × 0.51
Δφox = 0.21 V
2) Assume
an
MOS
capacitor
on
a
p-‐type
Si
substrate
with
the
following
parameters:
NA
=
2.7
x
1018
cm-‐3
for
the
bulk
doping
oxide
thickness:
x0
=
1.1
nm
QF
=
0.0
(no
charge
at
the
oxide-‐Si
interface)
κ ox = 4
T
=
300K
VG
=
1.0V
Also
assume
that
the
structure
is
ideal
with
no
metal-‐semiconductor
workfunction
difference.
Determine
the
following
quantities
by
analytical
calculations
(assume
VG
=
1.0V).
You
should
use
the
delta-‐depletion
approximation
for
these
calculations.
2a)
The
flatband
voltage,
VFB
Solution:
VFB = 0
because
there
is
no
workfunction
difference
and
no
charge
at
the
interface.
2b)
The
surface
potential,
φS
Solution:
QS (φS ) 2qκ S ε 0 N A
VG = φS + Δφox = φS − = φS + φS
Cox Cox
2qκ S ε 0 N A
VG = φS + β φS
β= = 0.295
Cox
− β ± β 2 + 4VG
φS =
(take
positive
sign)
2
Putting
in
numbers,
we
find:
φS = 0.74
V
k BT ⎛ N A ⎞ ⎛ 2.7 × 1018 ⎞
φF = ln ⎜ ⎟ = 0.026 × ln ⎜⎝ 1010 ⎟⎠ = 0.505
q ⎝ ni ⎠
2φ F = 1.01 V
No,
so
our
use
of
the
depletion
approximation
for
QS (φS )
in
the
first
equation
is
justified,
and
φS = 0.74 V
2c)
The
electric
field
in
the
oxide,
E OX
Solution:
Since
there
is
no
metal-‐semiconductor
workfunction
difference,
the
voltage
on
the
gate
is
just
1V
(no
built-‐in
voltage
to
worry
about)
and
the
voltage
at
the
oxide-‐Si
interface
is
0.77V,
so
VG − φS 1− 0.74
E ox = = −7
= 2.4 × 106 V cm
x0 1.1× 10
Alternatively,
we
could
do
it
another
way
that
would
work
even
when
there
is
a
metal-‐semiconductor
workfunction
difference.
QB = − 2qκ S ε 0 N AφS = − 2 × 1.6 × 10−19 × 11.8 × 8.854 × 10−14 × 2.7 × 1018 × 0.74
QB 8.17 × 10−7
E ox = − = = 2.35 × 106
κ ox ε 0 4 × 8.854 × 10−14
κ ox
ES =
κ Si
E ox =
3.9
11.8
( )
2.4 × 106 = 7.9 × 105
2e)
The
depletion
region
depth,
WD
Solution:
WD = 1.93× 10−6 cm
WD = 19.3 nm
2f)
The
charge
in
the
silicon,
QS
in
C/cm2
Solution:
From
the
solution
to
2c):
QS = −8.34 × 10−7
C/cm2
2h)
The
voltage
drop
across
the
oxide
Solution:
VG = Δφox + φS
Δφox = 0.23 V
2i)
The
threshold
voltage
for
this
MOS
capacitor
Solution:
QD ( 2φ F ) 2qκ S ε 0 N A (1.01)
VT = 2φ F − = 1.01+
Cox Cox
VT = 1.314 V
3) The
gate
electrode
of
an
MOS
capacitor
is
often
a
heavily
doped
layer
of
polycrystalline
silicon
with
the
Fermi
level
located
at
E F ≈ EC
for
an
n+
polysilicon
gate
and
E F ≈ EV for
a
p+
polysilicon
gate.
Sketch
the
following
four
equilibrium
energy
band
diagrams:
3a)
An
n-‐type
Si
substrate
with
an
n+
polysilicon
gate
Solution:
(separated)
HW
Week
12
continued
A
small
electron
transfer
will
occur
from
the
gate
to
the
semiconductor
Note:
There
is
a
little
depletion
in
the
polysilicon
gate.
3b)
An
n-‐type
Si
substrate
with
a
p+
polysilicon
gate
Solution:
(separated)
Electrons
will
transfer
from
the
semiconductor
to
the
gate.
Note:
We
again
see
some
depletion
in
the
polysilicon
gate.
3c)
A
p-‐type
Si
substrate
with
an
n+
polysilicon
gate
Solution:
(separated)
HW
Week
12
continued
Electrons
will
transfer
from
the
gate
to
the
semiconductor.
Note:
The
polysilicon
gate
shows
some
depletion
here
too.
3d)
A
p-‐type
Si
substrate
with
a
p+
polysilicon
gate
Solution:
(separated)
A
small
electron
transfer
will
occur
from
the
semiconductor
to
the
gate.
Note:
Polysilicon
gate
also
depleted
a
little.
4) Consider
an
MOS
capacitor
with
a
gate
oxide
1.2
nm
thick.
The
Si
substrate
doping
is
N A = 1018
cm-‐3.
The
gate
voltage
is
selected
so
that
the
sheet
density
of
electrons
in
the
inversion
layer
is
nS = 1013
cm-‐2.
Assume
room
temperature
and
that
Qi = qnS ≈ 2κ Si ε 0 kBT ni2 N A e+ qφs /2 kBT .
Answer
the
following
questions.
HW
Week
12
Continued
4a)
What
is
the
surface
potential?
Compare
it
with
2φ F .
Solution:
qnS
e+ qψ s /2 kBT =
2κ Si ε 0 k BT ni2 N A
2k BT ⎛ qnS ⎞
φS = ln ⎜ ⎟
q ⎝ 2κ Si ε 0 k BT ni N A ⎠
2
⎛ 1018 ⎞
2φ F = 2 × 0.026ln ⎜ 10 ⎟ = 0.958
⎝ 10 ⎠
φS − 2φ F = 1.11− 0.96 = 0.15
φS − 2φ F = 5.8 ( k BT q )
The
actual
surface
potential
under
strong
inversion
is
about
6
kBT/q
bigger
than
2φ F .
4b)
How
much
does
the
surface
potential
need
to
increase
to
double
the
inversion
layer
density?
Solution:
2k BT ⎛ qnS ⎞
From:
φS = ln ⎜ ⎟
with
nS = 2 × 10 ,
we
find
13
q ⎝ 2κ Si ε 0 k BT ni N A ⎠
2
φS = 1.14 so
ΔφS = 0.03 V
ΔQi q × 1013
Δφox ≈ − = = 0.56 V
Cox 2.88 × 10 −6
ΔVG = ΔφS + Δφox = 0.03 + 0.56 = 0.59
V
ΔVG = 0.59
4d)
Explain
in
words
why
it
is
difficult
to
increase
the
surface
potential
for
an
MOS
capacitor
above
threshold.
Solution:
It
takes
only
a
small
amount
of
additional
band
bending
in
the
semiconductor
to
double
the
inversion
layer
charge
because
the
inversion
layer
charge
increases
exponentially
with
surface
potential.
The
increased
inversion
layer
charge
leads
to
a
large
increase
in
the
electric
field
in
the
oxide,
which
increases
the
volt
drop
in
the
oxide
and
as
a
result,
the
gate
voltage.
So
above
threshold,
it
take
a
large
increase
in
the
gate
voltage
to
increase
the
surface
potential
a
little
bit,
because
most
of
the
increase
in
gate
voltage
is
lost
in
the
volt
drop
across
the
oxide.
5) The
body
effect
coefficient,
m = (1+ CS Cox ) ,
is
an
important
MOS
parameter.
Typical
values
are
said
to
be
1 < m < 1.4 ,
but
since
m
varies
with
gate
bias,
we
should
ask
what
bias
these
typical
numbers
refer
to.
Consider
an
MOS
capacitor
with
a
gate
oxide
1.2
nm
thick.
The
Si
substrate
doping
is
N A = 1018
cm-‐3
and
answer
the
following
questions.
(Assume
room
temperature
conditions).