Etal Xide Emiconductor Ield Ffect Ransistor - (: M O S F E T Mosfet)
Etal Xide Emiconductor Ield Ffect Ransistor - (: M O S F E T Mosfet)
Gate
L
poly
Source Drain
oxide
n channel n
Diffusion Diffusion
p substrate
1
The problem with the BJT vs MOFET
• The bipolar junction transistor has proven to be very
versatile and very capable as a digital integrated circuit
element.
2
The MOSFET Transistor
Source (S) Gate (G) Drain (D)
N-Type Diffusion
P-Type Substrate
n+ n+ Metal
SiO2 - Insulator
P
Substrate
• In the FET, the electric field on the base is what controls the
flow of charge.
3
Basic MOS structure
Gate
Source Drain
poly
Si02
p channel p
Diffusion Diffusion
n substrate
5
Theory of Operation (Contd.)
• The voltage needed to
G
create this channel is S D
Voltage VT. P
– VT is normally around 1 V for
P-Channel Devices. Depletion Channel
Region
6
Theory of Operation (Contd.)
S G D
n+ n+
Pinch-off
• Linear Mode
– While VDS VGS – VT the device operates in the linear mode.
VDS
2
I D k (VGS VT )VDS
2
8
Modes of Operation
• Saturation
– When VGS > VT and VDS VGS – VT the device operates in
saturation modes (the channel is pinched off).
– The drain current is:
ID
k
2
(VGS VT ) 2
9
Family of Curves
ID
VDS = VGS - VT
VGS=5
Linear
VGS=4
Saturation
VGS=3
VGS=2
VGS=1
VDS
VGS=0
10
Transconductance
• The transconductance parameter controls the relationship
between ID and VDS.
k’ = mCOX
11
D+ D+
D+
VGS < VT ID=0 VGD > VT ID
VGD < VT ID
-
G+ VDS > 0 G VDS <VGS -VT -
IG=0 + G VDS >VGS -VT
+
IG=0
IG=0
VGS > VT VGS > VT
S-
S- S-
ID 0 V 2 DS
I D LIN (VGS VT ) I D SAT (VGS VT ) 2
2
VDS
2
W
k k' k’ = μCOX
L
12
P-Channel MOSFET – PMOS
• The P-Channel MOSFET operates in exactly the same
way as the N-Channel.
– The only difference is that voltage polarities and current
directions are reversed.
• VT < 0
• Cutoff
– VSG –VT , ID = 0.
• Linear VSD
2
Gate
L
poly
Source Drain
oxide
n channel n
Diffusion Diffusion
p substrate
poly
Source Drain
oxide
n channel n
Diffusion Diffusion
p substrate
16
W >> L
Gate
L
poly
Source Drain
oxide
n channel n
Diffusion Diffusion
p substrate
• Tradeoff:
• Performance : SiO2 Area & Power
17
Resistors
Gate
L
p substrate
18
CMOS
19