KDAS OPAMP APPLICATIONs
KDAS OPAMP APPLICATIONs
5/10/2020 @kuntaladas 1
Op-amp Comparator Circuit
5/10/2020 @kuntaladas 2
When the value of the input voltage Vin is greater than the reference voltage Vref
the output voltage Vo goes to positive saturation. This is because the voltage at
the non-inverting input is greater than the voltage at the inverting input.
5/10/2020 @kuntaladas 3
When the value of the input voltage Vin is lesser than the reference
voltage Vref, the output voltage Vo goes to negative saturation. This
is because the voltage at the non-inverting input is smaller than the
voltage at the inverting input. Thus, output voltage Vo changes from
positive saturation point to negative saturation point whenever the
difference between Vin and Vref changes. This is shown in the
waveform below. The comparator can be called a voltage level
detector, as for a fixed value of Vref, the voltage level of Vin can be
detected.
The circuit diagram shows the diodes D1and D2. These two diodes
are used to protect the op-amp from damage due to increase in
input voltage. Thes diodes are called clamp diodes as they clamp
the differential input voltages to either 0.7V or -0.7V. Most op-amps
do not need clamp diodes as most of them already have built in
protection. Resistance R1 is connected in series with input voltage
Vin and R is connected between the inverting input and reference
voltage Vref. R1 limits the current through the clamp diodes and R
reduces the offset problem.
5/10/2020 @kuntaladas 4
Waveform
5/10/2020 @kuntaladas 5
5/10/2020 @kuntaladas 6
An inverting 741 IC op-amp comparator circuit is
shown in the figure below. It is called a inverting
comparator circuit as the sinusoidal input signal Vin is
applied to the inverting terminal. The fixed reference
voltage Vref is give to the non-inverting terminal (+)
of the op-amp. A potentiometer is used as a voltage
divider circuit to obtain the reference voltage in the
non-inverting input terminal. Bothe ends of the POT
are connected to the dc supply voltage +VCC and -
VEE. The wiper is connected to the non-inverting
input terminal. When the wiper is rotated to a value
near +VCC, Vref becomes more positive, and when
the wiper is rotated towards -VEE, the value of Vref
becomes more negative. The waveforms are shown
below.
5/10/2020 @kuntaladas 7
Waveform
5/10/2020 @kuntaladas 8
SCHMITT TRIGGER
5/10/2020 @kuntaladas 9
Schmitt trigger
Schmitt trigger is an electronic circuit
with positive feedback which holds the
output level till the input signal to
comparator is higher than the threshold.It
converts a sinusoidal or any analog signal
to digital signal. It exhibits hysteresis by
which the output transition from high to
low and low to high will occur at different
thresholds.
5/10/2020 @kuntaladas 10
Schmitt Trigger
5/10/2020 @kuntaladas 12
Transfer Characteristic of
Schmitt Trigger.
This value of input voltage at which output makes transition from negative
saturation voltage to positive saturation voltage is called lower threshold.
This value of input voltage at which output makes transition from positive
saturation voltage to negative saturation voltage is called upper
threshold.
5/10/2020 @kuntaladas 13
Numerical problems
5/10/2020 @kuntaladas 14
5/10/2020 @kuntaladas 15
Applications
5/10/2020 @kuntaladas 16
Applications
Analog to digital conversion: The Schmitt trigger is
effectively a one bit analog to digital converter. When the
signal reaches a given level it switches from its low to high
state.
Level detection: The Schmitt trigger circuit is able to
provide level detection. When undertaking this application, it
is necessary that the hysteresis voltage is taken into account
so that the circuit switches on the required voltage.
Line reception: When running a data line that may have
picked up noise into a logic gate it is necessary to ensure
that a logic output level is only changed as the data changed
and not as a result of spurious noise that may have been
picked up. Using a Schmitt trigger broadly enables the peak
to peak noise to reach the level of the hysteresis before
spurious triggering may occur.
5/10/2020 @kuntaladas 17
555 TIMER
5/10/2020 @kuntaladas 18
555 TIMER
5/10/2020 @kuntaladas 19
555 Signals and Pinout (8 pin DIP)
5/10/2020 @kuntaladas 20
555 Signals and Pinout
5/10/2020 @kuntaladas 21
555 timer internal structure
5/10/2020 @kuntaladas 22
Working Principle
A 555 timer has two comparators, which are basically 2 op-
amps), an R-S flip-flop, two transistors and a resistive network.
Resistive network consists of three equal resistors and acts as a
voltage divider.
Comparator 1 compares threshold voltage with a reference
voltage + 2/3 VCC volts.
Comparator 2 compares the trigger voltage with a reference
voltage + 1/3 VCC volts.
Output of both the comparators is supplied to the flip-flop. Flip-
flop assumes its state according to the output of the two compa-
rators. One of the two transistors is a discharge transistor of
which collector is connected to pin 7.
5/10/2020 @kuntaladas 23
Working Principle
Upper comparator has a threshold input (pin 6) and a control input
(pin 5). Output of the upper comparator is applied to reset (R) input
of the flip-flop. Whenever the threshold voltage exceeds the control
voltage, the upper comparator will reset the flip-flop and its output
Qbar is high. A high output from the flip-flop when given to the base
of the discharge transistor saturates it and thus discharges the
transistor that is connected externally to the discharge pin 7.
To change the output of flip-flop to low, the voltage at the trigger
input must fall below + (1/3) Vcc. When this occurs, lower
comparator triggers the flip-flop, forcing its output low.
it is concluded that for the having low output from the timer 555, the
voltage on the threshold input must exceed the control voltage or +
(2/3) VCC. This also turns the discharge transistor on. To force the
output from the timer high, the voltage on the trigger input must drop
below +(1/3) VCC. This turns the discharge transistor off.
5/10/2020 @kuntaladas 24