Minor Project Report on

“Implementation of Automatic Water Level Indicator using FPGA”

Abstract

The sensing of water level in various places (like water tank and boilers in the thermal
plants) is done for safety purpose and for domestic use. The sensor is used to measure
the water level. The output of sensor is then given to FPGA board to convert the
physical data (AC or DC voltage) to digital data to do further processing on the board,
then the water level is indicated on the board and based on the water level the pump is
turned on or off. This system can be implemented in the river, boiler and in the thermal
plants in such a way that the sensor will able to detect the water level at any time. The
main motive behind the design of the system are indigenous system, low cost, low power
consumption, easy installation process, highly reliable.
 Implementation of Automatic Water Level Indicator using FPGA

Contents
Pg. no

Abstract

1. Introduction 1
1.1 General Introduction 1
1.2 Literature survey 2
1.3 Objectives 2
1.4 Applications 3

2. Methodology 4
2.1 Block Diagram 4
2.2 Detailed design/ formulation and all other details 5

3. Results & Conclusions 14

References 18

3
 Implementation of Automatic Water Level Indicator using FPGA

1. Introduction

A water level indicator is a system that relays information back to a sensing panel to
indicate whether a body of water has a high or low water level. Some water level
indicators use a combination of probe sensors or float switches to sense water levels. “The
Water Level Indicator employs a simple mechanism to detect and indicate the water level
in an overhead tank or any other water container.”

1.1 General Introduction

Level Controller is a device used to maintain the level of any liquid to predefined l e v e l
contained within a particular boundary. This boundary can separate the containers like a steel
tank or a civil structure like centrally located water containing high rise overhead tanks made
up of concrete that supply water to the city. This predefined level is the user specified level,
the maintaining of which will further initiate/abort some process or lead to proper functioning of
the system of which this container is a part by fulfilling some of the system requirements. Water
management and planning is important for saving water and electric energy. At home, hostel or
hotel if there is no any automatic control of water level, sometimes water is wasted due to
overflow of upper tank. To monitor level of upper tank water, one has to climb staircase and
switch off motor if level of upper tank is near to upper level. Sometimes even though motor
cannot climb up water from lower tank to upper tank, unnecessary motor run and there is
wastage of electricity. Here FPGA based water level sensing is discussed which solve all
problems.

1|Page
 Implementation of Automatic Water Level Indicator using FPGA

1.2 Literature survey

• Inyiama H. C., Obota M. E., (2013), “Designing Flood Control Systems Using
Wireless Sensor Networks”.
Describes an automatic flood alert system based on supervised control. The design
uses water level sensor and wireless sensor network which automatically control
flood.
• Hetal N Patel, Pravin R Prajapati, “Embedded system of Automatic level control
based on FPGA”.
Describes the implementation of the Water level control and steps of programming the FPGA

1.3 Objectives

• Water level is sensed using water level sensor or the ultra-sonic sensor.

• With the help of A/D converter the analog values are converted into the digital values
which is given as the input to the FPGA.
• The water level is indicated in the FPGA board and turning the motor on or off is
controlled using controller circuit

2|Page
 Implementation of Automatic Water Level Indicator using FPGA

1.4 Applications:

• Automatic Water level sensor can be used in Hotels, Factories, Homes Apartments,
Commercial Complexes, Drainage, etc.
• Automatic water level sensor will automatically START the pump set as soon as
the water level falls below the predetermined level (usually 1/2 tank) and shall
SWITCH OFF the pump set as soon as tank is full.
• Fuel level indicator in vehicles.
• Liquid level indicator in the huge containers in the companies.
An Automatic flood alert system based on supervised control. The design uses water
level sensor and wireless sensor network which automatically can sense the water level
and can predict the flood so that we can protect the mankind.

3|Page
 Implementation of Automatic Water Level Indicator using FPGA

2. Methodology

Water Level
Sensor
/Ultrasonic
Sensor

A/D Converter

FPGA Board

Relay
Controller
Circuit

Fig2.1: Block diagram of water level controlling using FPGA

➢ Water Level Sensor or Ultrasonic Sensor senses the water level and gives the output to
ADC. Then ADC converts analog values of the sensor to digital values and is fed to
FPGA. The FPGA Board defines the level of water and we control the operation of
motor based on the level of the water indicated

4|Page
 Implementation of Automatic Water Level Indicator using FPGA

2.2. Simulation of ADC:

FFig2.2.1: 2bit Flash ADC giving digital output(binary) 00 when 𝑽𝒊𝒏 =0V

Flash Type ADC is based on the principle of comparing analog input voltage with a set of
reference voltage. The three op-amps are used as comparators. The non-inverting inputs of all the
three comparators are connected to the analog input voltage. The inverting terminals are
𝑉 2𝑉 3𝑉
connected to a set of reference voltages , and respectively which are obtained using a
4 4 4
resistive divider network and power supply 𝑉+ .

The output of the comparator is in positive saturation (i.e. logic 1), when voltage at non-inverting
terminal is greater than voltage at inverting terminal and is in negative saturation otherwise. The
following table shows the comparator outputs for different ranges of analog input voltages and
their corresponding digital outputs.
𝑉
Figure 2.2.1 shows first condition, where analog input voltage 𝑉𝑖𝑛 is less than ( 4 ). In this case,
the voltage at the non-inverting terminals of all the three comparators is less than the respective
voltages at inverting terminals and hence the comparator outputs are C1C2C3 = 000.
This comparator outputs are applied to the further coding circuit to get the digital outputs as
B1B0 = 00

5|Page
 Implementation of Automatic Water Level Indicator using FPGA

Fig2.2.2: 2bit Flash ADC giving digital output(binary) 01when 𝑽𝒊𝒏 =1.25V

𝑉
Figure 2.2.2 shows second condition, where analog input voltage 𝑉𝑖𝑛 is less than (2 4 ). In this
case, the voltage at the non-inverting terminals of all the three comparators is less than the
respective voltages at inverting terminals and hence the comparator outputs are C1C2C3 = 100.
This comparator outputs are applied to the further coding circuit to get the digital outputs as
B1B0 = 01

6|Page
 Implementation of Automatic Water Level Indicator using FPGA

Fig2.2.3: 2bit Flash ADC giving digital output(binary) 10 when 𝑽𝒊𝒏 =2.5V

𝑉
Figure 2.2.3 shows third condition, where analog input voltage 𝑉𝑖𝑛 is less than (3 4 ). In this case,
the voltage at the non-inverting terminals of all the three comparators is less than the respective
voltages at inverting terminals and hence the comparator outputs are C1C2C3 =110.
This comparator outputs are applied to the further coding circuit to get the digital outputs as
B1B0 = 10

7|Page
 Implementation of Automatic Water Level Indicator using FPGA

Fig2.2.4: 2bit Flash ADC giving digital output(binary) 11 when 𝑽𝒊𝒏 =5V

Figure 2.2.4shows fourth condition, where analog input voltage 𝑉𝑖𝑛 is less than (1V). In this case,
the voltage at the non-inverting terminals of all the three comparators is less than the respective
voltages at inverting terminals and hence the comparator outputs are C1C2C3 = 111.
This comparator outputs are applied to the further coding circuit to get the digital outputs as
B1B0 = 11

8|Page
 Implementation of Automatic Water Level Indicator using FPGA

ADC Output:

Input voltage: 0 Volts

Fig2.2.5: Hardware 2bit Flash ADC giving the digital output(binary)00 when input is 0 V

9|Page
 Implementation of Automatic Water Level Indicator using FPGA

Input voltage: 1.5 Volts

Fig2.2.6: Hardware 2bit Flash ADC giving the digital output(binary)10 when input is 1.5 V

Input voltage: 4.9 Volts

Fig2.2.7: Hardware 2bit Flash ADC giving the digital output(binary)11 when input is 4.9 V

10 | P a g e
 Implementation of Automatic Water Level Indicator using FPGA

Circuit diagram:

Fig 2.2.8: Pulse generation circuit for sensor

Above figure 2.2.8 shows the circuit diagram of an ultrasonic sensor. which is used to indicate
the water level in a tank. The capacitor and resistor are connected in such a manner so that the
timer IC can generate a 10usec or even less delay to generate triggering pulse which is required
for the ultrasonic sensor to work.

Basically, the sensor works by sending the signal from transmitter (T) and receives back the
signal from receiver®.

11 | P a g e
 Implementation of Automatic Water Level Indicator using FPGA

Measuring the level of water using sensor:

Fig 2.2.9:3.4V output voltage when water is at 12cm

Fig 2.2.10: 2.7V output voltage when water is between (6-10cm)

12 | P a g e
 Implementation of Automatic Water Level Indicator using FPGA

Interfacing of pulse generating circuit for sensor with ADC:

Fig 2.2.11: digital output(binary)11 when the distance is about 32cmand Vin= 4.5v

13 | P a g e
 Implementation of Automatic Water Level Indicator using FPGA

3.Results &conclusion:

Table of observation:

Scale(Cm) 1st 2nd 3rd 4th 5th 6th 7th 8th 9th 10th
12 3.4 3.4 3.3 3.3 3.3 3.3 3.3 3.3 3.2 3.3
11 3 2.9 3.1 3.1 3.1 3 3.1 3.2 3.1 3.1
10 2.8 2.8 2.8 2.3 2.5 2.8 3 2.9 2.9 2.9
9 2.7 2.5 2.7 2.9 2.8 2.9 2.9 2.4 2.8 2.6
8 2.4 2.3 2.6 2.7 2.6 2.5 2.6 2.4 2.6 2.4
7 2.3 2.4 2.3 2.4 2.1 2.2 2.3 1.9 2.3 2
6 2 1.8 2.2 2.2 2.3 2.1 2.2 2.1 2.3 1.9
5 1.8 1.9 1.8 1.6 2.1 1.8 1.8 1.7 1.9 1.9
4 1.6 1.5 1.6 1.7 1.8 1.9 1.9 1.7 1.8 1.9
3 1.9 2.2 1.8 1.9 1.9 2 2.1 2.1 2.2 2
2 2.5 2.4 2.3 1.7 2.5 2.4 1.6 2 2.2 2.6

Average:

Scale(cm) Voltage(V)
12 3.31
11 3.07
10 2.77
9 2.72
8 2.51
7 2.22
6 2.11
5 1.83
4 1.74
3 2.01
2 2.22

14 | P a g e
 Implementation of Automatic Water Level Indicator using FPGA

3.1 Flowchart:

START

Read Input ‘I’

From ADC

If I=0 NO

YES
If I=1 NO
LED=0
Motor=1
Buzzer=0 YES
If I=2 NO
LED=1
Motor=1
Buzzer=0 YES
LED=0 If I=3

Motor=1
Buzzer=1 YES
LED=0
Motor=0
Buzzer=0

STOP

15 | P a g e
 Implementation of Automatic Water Level Indicator using FPGA

Outputs:

Fig 3.2.1: simulation result when input is zero volts

Fig 3.2.2: simulation result when input is one volt

16 | P a g e
Implementation of Automatic Water Level Indicator using FPGA

Fig 3.2.3: simulation result when input is two volts

Fig 3.2.4: simulation result when input is three volts

17 | P a g e
 Implementation of Automatic Water Level Indicator using FPGA

CONCLUSION:

With this project we can save the wastage of water and can able to know the level of water
present in an overhead tank or container.

.
Software’s Used

❖ Xilinx ISE 14.7

References:

[1]. J. Bhasker, “VHDL Primer”, Prentice-Hall India (PHI), 3RDEdition.

[2]. S.S. Limaye, “VHDL A Design Oriented Approach”, Tata McGraw- Hill Publishing
Company Limited, 1st Edition.

[3]. Sudhakar Yalamanchili, “Introductory VHDL From Simulation to Synthesis”, Pearson

18 | P a g e