Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

CONTENTS 14 REGISTER MAP

15 LIMITING VALUES
1 FEATURES
16 DC CHARACTERISTICS
1.1 PCF84CXXXA kernel
1.2 Derivative features PCA84C640 17 AC CHARACTERISTICS
2 GENERAL DESCRIPTION 17.1 Characteristic curves
2.1 Important 18 PACKAGE OUTLINE
3 ORDERING INFORMATION 19 SOLDERING
4 BLOCK DIAGRAM 19.1 Plastic dual in-line packages
19.1.1 By dip or wave
5 PINNING INFORMATION
19.1.2 Repairing soldered joints
6 DIFFERENCES
20 DEFINITIONS
7 RESET
21 LIFE SUPPORT APPLICATIONS
7.1 Power-on-reset
22 PURCHASE OF PHILIPS I2C COMPONENTS
8 ANALOG CONTROL
8.1 6-bit PWM DACs
8.1.1 Pin selection for PWM outputs
8.1.2 Polarity of the PWM outputs
8.1.3 Analog output voltage
9 VST CONTROL
9.1 14-bit PWM DAC
9.1.1 14-bit counter
9.1.2 Data and interface latches
9.2 Coarse adjustment
9.3 Fine adjustment
10 AFC INPUT
11 INPUT/OUTPUT ( I/O)
12 ON SCREEN DISPLAY
12.1 Features
12.2 Horizontal display position control
12.3 Vertical display position control
12.4 Clock generator
12.4.1 RC oscillator
12.4.2 LC oscillator
12.5 Display data registers
12.6 Display control registers
12.6.1 Derivative register OSDCA
12.6.2 Derivative registers LINE 0A and LINE 0B
12.6.3 Derivative registers LINE 1A and LINE 1B
12.6.4 Derivative register OSDCB
12.7 OSD display position
12.7.1 Vertical position
12.7.2 Horizontal position
12.8 OSD character size and colour selection
12.8.1 Character size
12.8.2 Colour selection
12.9 Character ROM
13 EMULATION MODE

October 1994 2

This datasheet has been downloaded from http://www.digchip.com at this page

Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

1 FEATURES • Four programmable display dot sizes

1.1 PCF84CXXXA kernel • Half dot character rounding
• Seven colours for each character
• 8-bit CPU, ROM, RAM, I/O in a single 42 leads shrink
DIL package • One 14-bit PWM output for VST
• Over 80 instructions all of 1 or 2 cycles • Five 6-bit PWM outputs for analog controls
• 29 quasi bidirectional standard I/O port lines • Eight port lines with 10 mA LED drive capability
• Configuration of I/O lines individually selected by mask • 18 general purpose bidirectional I/O lines
plus 11 function-combined I/O lines
• External interrupt INT/T0
• 2 direct testable lines
• 2 direct testable inputs T0, T1
• Programmable VSYNCN and HSYNCN input polarity
• 8-bit programmable timer/event counter
• RC oscillator for OSD function.
• 3 single level vectored interrupts (external,
timer/counter, I2C-bus)
• Power-on-reset and low voltage detector 2 GENERAL DESCRIPTION
• Single power supply The 84C44X; 84C64X; 84C84X denotes the types:
• 2 power reduction modes: Idle and Stop • PCA84C440; 84C441; 84C443; 84C444
• Operating temperature range: −20 to +70 °C • PCA84C640; 84C641; 84C643; 84C644
• Silicon gate CMOS fabrication process (SAC2). • PCA84C840; 84C841; 84C843; 84C844,
which are 8-bit microcontrollers with On Screen Display
1.2 Derivative features PCA84C640
(OSD) and Voltage Synthesized Tuning (VST) functions.
Although the PCA84C640 is specifically referred to All are members of the 84CXXX microcontroller family.
throughout this data sheet, the information applies to all
There are two oscillator types for the OSD function in the
the devices. The small differences between the 84C640
various types, i.e.,
and the other devices are specified in the text and also
highlighted in Chapter 6. • RC oscillator: PCA84C440; 84C443; 84C640; 84C643;
84C840; 84C843
The PCA84C640 comprises:
• LC oscillator: PCA84C441; 84C444; 84C641; 84C644;
• The PCF84CXXXA processor core 84C841; 84C844.
• 6 kbytes mask-programmable program ROM
• 128 bytes RAM 2.1 Important note

• Multi-master I2C-bus interface This data sheet details the specific properties of the
PCA84C44X, PCA84C64X and PCA84C84X.
• AFC input for Voltage Synthesized Tuning
The shared characteristics of the PCA84CXXX family of
(VST; with 3-bit DAC and comparator)
microcontrollers are described in the PCF84CXXXA
• On Screen Display (OSD) facility for two rows of Family single-chip 8-bit Microcontroller of “Data Handbook
16-characters IC14”, which should be read in conjunction with this data
• On Screen Display character set of 64 types sheet.

3 ORDERING INFORMATION

PACKAGE TEMPERATURE
TYPE NUMBER
NAME DESCRIPTION VERSION RANGE (°C)

PCA84C440; 84C443; 84C640; 84C643;

84C840; 84C843 plastic shrink dual in-line
SDIP42 SOT270-1 −20 to +70
PCA84C441; 84C444; 84C641; 84C644; package; 42 leads (600 mil)
84C841; 84C844

October 1994 3
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

4 BLOCK DIAGRAM

VOB VOW2 DOSC1 VSYNCN

handbook, full pagewidth T1 INT / T0
(6) VOW1 VOW3 DOSC2 HSYNCN
(3)

XTAL1 (IN)
8-BIT
ROM RAM
TIMER / DISPLAY ON SCREEN
CPU (1) (2)
EVENT
XTAL2 (OUT)
COUNTER

8-bit internal bus

RESET

PARALLEL
I/O 84CXXX 8-BIT 6-BIT 14-BIT 3-BIT DAC + I2 C
PORTS core I/O
TEST / EMU DAC DAC COMPARATOR INTERFACE
excluding PORTS
ROM / RAM

MCD170
8 5 8 8

P0 P1 DP0 DP1 1 2 3 4 5 TDAC AFC SDA SCL

(5)
PWM (4)

(1) 4K bytes for the PCA84C440; 84C441; 84C443; 84C444.

6K bytes for the PCA84C640; 84C641; 84C643; 84C644.
8K bytes for the PCA84C840; 84C841; 84C843; 84C844.
(2) 128 bytes for the PCA84C440; 84C441; 84C443; 84C444; 84C640; 84C641; 84C643; 84C644.
192 bytes for the PCA84C840; 84C841; 84C843; 84C844.
(3) For use with an LC oscillator, only available with the:
PCA84C441; 84C444; 84C641; 84C644; 84C841; 84C844.
(4) I2C-bus interface not available with the:
PCA84C443; 84C444; 84C643; 84C644; 84C843; 84C844.
(5) DP1.4 only available for PCA84C440; 84C443; 84C640; 84C643; 84C840; 84C843.
(6) T1 = pin 29 for PCA84C440; 84C443; 84C640; 84C643; 84C840; 84C843.
T1 = pin 34 for PCA84C441; 84C444; 84C641; 84C644; 84C841; 84C844.

Fig.1 Block diagram.

October 1994 4
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

5 PINNING INFORMATION

handbook, halfpage handbook, halfpage

DP0.0/TDAC 1 42 VDD DP0.0/TDAC 1 42 VDD

DP0.1/PWM1 2 41 DP1.0 DP0.1/PWM1 2 41 DP1.0

DP0.2/PWM2 3 40 DP0.6/SDA DP0.2/PWM2 3 40 DP0.6/SDA

DP0.3/PWM3 4 39 DP0.7/SCL DP0.3/PWM3 4 39 DP0.7/SCL

DP0.4/PWM4 5 38 DP1.1 DP0.4/PWM4 5 38 DP1.1

DP0.5/PWM5 6 37 DP1.2 DP0.5/PWM5 6 37 DP1.2

P1.0 7 36 DP1.3 P1.0 7 36 DP1.3

P1.1 8 35 INT / T0 P1.1 8 35 INT/T0

DP1.7/AFC 9 34 DP1.4 DP1.7/AFC 9 34 T1

PCA84C440 PCA84C441
P1.2 10 33 RESET P1.2 10 PCA84C444 33 RESET
PCA84C443
PCA84C640 PCA84C641
P1.3 11 32 XTAL2 P1.3 11 PCA84C644 32 XTAL2
PCA84C643
PCA84C840 PCA84C841
P1.4 12 31 XTAL1 P1.4 12 PCA84C844 31 XTAL1
PCA84C843
P0.0 13 30 TEST/EMU P0.0 13 30 TEST/EMU

P0.1 14 29 T1 P0.1 14 29 DOSC2

P0.2 15 28 DOSC1 P0.2 15 28 DOSC1

P0.3 16 27 VSYNCN P0.3 16 27 VSYNCN

P0.4 17 26 HSYNCN P0.4 17 26 HSYNCN

P0.5 18 25 VOB P0.5 18 25 VOB

P0.6 19 24 VOW3 P0.6 19 24 VOW3

P0.7 20 23 VOW2/DP1.5 P0.7 20 23 VOW2/DP1.5

VSS 21 22 VOW1/DP1.6 VSS 21 22 VOW1/DP1.6

MCD172 MCD171

Fig.2 Pinning diagram for PCA84CX40; 84CX43. Fig.3 Pinning diagram for PCA84CX41; 84CX44.

October 1994 5
 Table 1 Pin description

SYMBOL(1) PIN(1)
DESCRIPTION
84CX40; 84CX43 84CX41; 84CX44 84CX40; 84CX43 84CX41; 84CX44

October 1994
Deviating pinning
DP1.0 to DP1.4 DP1.0 to DP1.3 41, 38, 37, 36, 34 41, 38, 37, 36 Derivative Port 1: quasi-bidirectional I/O lines.
T1 T1 29 34 Direct testable pin and event counter input.
Philips Semiconductors

DOSC1 − 28 − Connection to RC oscillator of OSD clock.

− DOSC1/DOSC2 − 28, 29 Connections to LC oscillator of OSD clock.
Mutual pinning
DP0.0/TDAC 1 Derivative Port 0: quasi-bidirectional I/O line or 14-bit DAC PWM.
DP0.1 to DP0.5/PWM1 to PWM5 2 to 6 Derivative Port 1: quasi-bidirectional I/O lines or 6-bit DAC PWM.
P1.0 to P1.4 7, 8, 10, 12 Port 1: quasi-bidirectional I/O lines.
P0.0 to P0.7 13 to 20 Port 0: quasi-bidirectional I/O port.
DP1.7/AFC 9 Derivative Port 1:
quasi-bidirectional I/O line or comparator input with 3-bit DAC.
DP0.6/SDA 40 Derivative open drain I/O port or I2C-bus data line.

6
DP0.7/SCL 39 Derivative open drain I/O port or I2C- bus clock line.
8-bit microcontrollers with OSD and VST

INT/T0 35 External interrupt or direct testable line.

DP1.5 to DP1.6/VOW2 to VOW1 23, 22 Derivative Port 1:
quasi-bidirectional I/O lines or character video output.
RESET 33 Initialize input, active LOW.
XTAL2, XTAL1 32, 31 Oscillator output or input terminal for system clock.
TEST/EMU 30 Control input for testing and emulation mode. Ground for normal
operation.
VSYNCN 27 Vertical synchronous signal input.
HSYNCN 26 Horizontal synchronous signal input.
VOB 25 Blanking output.
VOW3 24 Character video output of OSD.
VSS 21 Ground.
VDD 42 Power supply.

Note
1. 84CX40; 84CX43 denotes the types: PCA84C440, PCA84C443, PCA84C640, PCA84C643, PCA84C840 and PCA84C843.
84C44X; 84C64X; 84C84X

84CX41; 84CX44 denotes the types: PCA84C441, PCA84C444, PCA84C641, PCA84C644, PCA84C841 and PCA84C844.
Product specification
 6
Table 2 Differences between the types PCA84C44X, PCA84C64X and PCA84C84X
In this table: yes = available; no = not available.
PCA...
FEATURE

October 1994
84C440 84C441 84C443 84C444 84C640 84C641 84C643 84C644 84C840 84C841 84C843 84C844
OSD oscillator RC LC RC LC RC LC RC LC RC LC RC LC
General purpose I/O lines 18 17 18 17 18 17 18 17 18 17 18 17
Philips Semiconductors

I2C-bus interface yes yes no no yes yes no no yes yes no no

ROM 4 kbytes 6 kbytes 8 kbytes
RAM 128 bytes 128 bytes 192 bytes
Pin assignment
Pin 29 T1 DOSC2 T1 DOSC2 DP1.4 T1 DP1.4 T1 DP1.4 T1 DP1.4 T1
Pin 34 DP1.4 T1 DP1.4 T1 T1 DOSC2 T1 DOSC2 T1 DOSC2 T1 DOSC2
DIFFERENCES BETWEEN THE TYPES

Register DP1 (bit DP1.4)

Pin yes no yes no yes no yes no yes no yes no
Latch yes no yes no yes no yes no yes no yes no

7
8-bit microcontrollers with OSD and VST
84C44X; 84C64X; 84C84X
Product specification
 Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

7 RESET 7.1 Power-on-reset

The RESET pin (active LOW input) is used to initialize the The Power-on-reset circuit monitors the voltage level of
microcontroller to a defined state. The Reset configuration VDD. If VDD remains below the internal reference voltage
is shown in Fig.5. level Vref (typically 1.3 V), the oscillator is inhibited.
When VDD rises above Vref, the oscillator is released and
the internal reset is active for a period of td (typically
50 µs).
Considering the VDD rise time, the following measures for
VDD a correct Power-on-reset can be taken:
handbook, halfpage
• If the VDD rises above the minimum operation voltage
R 100 kΩ before time period td is exceeded, no external
components are necessary (see Fig.6).
RESET
• If VDD has a slow rise time, such that after the time
period (t Vref + t d ) has elapsed the supply voltage is still
C
below the minimum operation voltage (Vmin),
VSS external components are required (see Figs 4 and 7).
MCD174
To guarantee a correct reset operation, ensure that
the time constant RC ≥ 8 × t VDD .

A definite Power-on-reset can be realized by applying an

Fig.4 External components for RESET pin. (external) RESET signal during power-on.

handbook, full pagewidth

VDD
oscillator
inhibit

POWER
Vref ON
RESET
RESET

internal
reset

V
SS

MLA651

Fig.5 Reset configuration.

October 1994 8
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

handbook, full pagewidth VDD

VDD V ref

VSS

VDD

RESET

VSS

td

OSCILLATOR

MCD240
oscillator start up time

Fig.6 Reset with fast rising VDD.

VDD
handbook, full pagewidth
Vmin
VDD Vref

VSS

t VDD

VDD
RESET
without
external
component
VSS

t Vref td

VDD
RESET
with
external
component
VSS

RC 8 t VDD

OSCILLATOR

MCD241
oscillator start up time

Fig.7 Reset with slow VDD.

October 1994 9
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

8 ANALOG CONTROL 8.1.3 ANALOG OUTPUT VOLTAGE

8.1 6-bit PWM DACs A DC voltage proportional to the PWM control setting may
be obtained by connecting an integrating network to each
Five PWM outputs are available for analog control
of the PWM outputs (see Fig.9).
purposes e.g. volume, balance, brightness, saturation etc.
The block diagram of a typical 6-bit PWM DAC is shown in The analog value is calculated as follows:
Fig.8. Each PWM output can generate pulses of
programmable length that have a repetition frequency of t HIGH
V A = -------------- × V O
1⁄ × f
PWM, where fPWM = ⁄3 × fXTAL. tr
1
64

8.1.1 PIN SELECTION FOR PWM OUTPUTS Where:

The PWM outputs PWM1 to PWM5, share the same pins • t HIGH = t 0 × PWMDL = HIGH time of the PWM pulse
as the Derivative Port lines DP0.1 to DP0.5.
• t r = t 0 × 64 = repetition time of the PWM pulse
Setting the (relevant PWM enable) bit PWMnE to:
3
• Logic 1, selects the relevant PWMx output function • t 0 = --------------
f XTAL
• Logic 0, selects the relevant DP0.x Port function.
• PWMDL is the decimal value of the contents of the
8.1.2 POLARITY OF THE PWM OUTPUTS PWM data latch.

The polarity of all five PWM outputs is selected by the state Therefore, the analog output voltage is:
of the polarity control bit P6LVL.
PWMDL
V A = ------------------------ × V O
Setting the control bit P6LVL to: 64
• Logic 0, sets the PWMx outputs to the default polarity
• Logic 1, inverts all the PWMx outputs.

handbook, full pagewidth

DP0.x data
f PWM I/O
6-BIT PWM DATA LATCH

PWMnE

Q
6-BIT DAC PWM
CONTROLLER DP0.x / PWMx
Q

P6LVL polarity control bit

MCD176

Fig.8 Block diagram of the 6-bit PWM DAC.

October 1994 10
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

t0
handbook, full pagewidth
f PWM

64 1 2 3 m m+1 m+2 63 64 1

00

01

63

decimal value PWM data latch MCD175

Fig.9 PWM output patterns (P6LVL = 0).

October 1994 11
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

9 VST CONTROL 9.2 Coarse adjustment

9.1 14-bit PWM DAC The coarse adjustment output (OUT1) is reset to LOW
(inactive) at the start of each tsub period.
The PCA84C640 has one 14-bit PWM DAC output (TDAC)
It will remain LOW until the time [ t 0 × ( VSTH + 1 ) ] has
with a resolution of 16384 levels for Voltage Synthesized
elapsed and then will go HIGH and remain so until the next
Tuning. The PWM DAC (see Fig.10) consists of:
tsub period starts.
• 14-bit counter
• Two 7-bit DAC interface data latches (VSTH and VSTL) 9.3 Fine adjustment
• One 14-bit DAC data latch (VSTREG) Fine adjustment is achieved by generating additional
• Pulse control. pulses at the start of particular sub-periods (tsubn).
These additional pulses have a width of t0.
The polarity of output TDAC is selected with bit P14LVL. The sub-period in which a pulse is added is determined by
Setting the bit P14LVL to: the contents of VSTL interface latch.
• Logic 1, sets the TDAC output to the default polarity Table 3 gives the numbers of the tsubn, at the start of which
• Logic 0, inverts the TDAC output. an additional pulse is generated, depending on the bit in
VSTL being a logic 0. When more than one bit is a logic 0
9.1.1 14-BIT COUNTER a combination of additional pulses are generated.
For example, if VSTL = 1111010, which is a combination of
The counter is continuously running and is clocked by f0. • VSTL = 1111110: sub-period 64, and
3
The period of the clock, t 0 = -------------- • VSTL = 1111011: sub-periods 16, 48, 80, 112,
f XTAL
then additional pulses will be given in sub-periods
The repetition time for one complete cycle of the counter: 16, 48, 64, 80 and 112; this is illustrated in Fig.12.
t r = t 0 × 16 384 If VSTH = 0011101, VSTL = 1111010 and P14LVL = 0,
then the TDAC output is as shown in Fig.13.
The repetition time for one cycle of the lower 7-bits of the
counter is: Table 3 Additional pulse distribution
t sub = t 0 × 128 LOWER 7 ADDITIONAL PULSE IN
BITS (VSTL) SUB-PERIODS tsubn
Therefore, the number of tsub periods in a complete
cycle tr is: 111 1110 64
111 1101 32, 96
t 0 × 16 384
N = --------------------------- = 128 111 1011 16, 48, 80, 112
t 0 × 128
111 0111 8, 24, 40, 56, 72, 88, 104, 120
110 1111 4, 12, 20, 28, 36, 44, 52, 60 .... 116, 124
9.1.2 DATA AND INTERFACE LATCHES
101 1111 2, 6, 10, 14, 18, 22, 26, 30, .... 122, 126
In order to ensure correct operation, interface data latch
011 1111 1, 3, 5, 7, 9, 11, 13, 15, 17, .... 125, 127
VSTH is loaded first and then interface data latch VSTL.
The contents of:
• VSTH are used for coarse adjustment
• VSTL are used for fine adjustment.
At the beginning of the first tsub period following the loading
of VSTL, both data latches are loaded into data latch
VSTREG. After the contents of VSTH and VSTL are
latched into VSTREG, one tsub period is needed to
generate the appropriate pulse pattern.
To ensure correct DAC conversion, two (2) tsub periods
should be allowed before beginning the next sequence.

October 1994 12
 Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

handbook, full pagewidth

"MOV instruction"

"MOV instruction"
DATA LATCH VSTH DATA LATCH VSTL

7 7

DATA LOAD LOAD DAC DATA LATCH VSTREG

TIMING PULSE

7 7

COARSE PWM FINE

OUT1 OUT2

polarity ADD
control bit Q Q

TDAC output

P14LVL

Q14 - 8 Q7 - 1
14-BIT COUNTER f0

MCD177

Fig.10 Block diagram of the 14-bit PWM DAC.

tr
handbook, full pagewidth

t sub0 t sub1 t subn t sub127

OUT 1

MCD313
t 0 x (VSTH+1)

Fig.11 Coarse adjustment output (OUT1).

October 1994 13
 Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

tr
handbook, full pagewidth

t sub0 t sub16 t sub32 t sub48 t sub64 t sub80 t sub96 t sub112 t sub127

111 1110

111 1101

111 1011

111 1010

MCD314
VSTL

Fig.12 Fine adjustment output (OUT2).

tr
handbook, full pagewidth

t sub0 t sub16 t sub32 t sub48 t sub64 t sub80 t sub96 t sub112 t sub127

OUT 1

OUT 2

TDAC
MCD315

Fig.13 TDAC output.

October 1994 14
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

10 AFC INPUT Table 4 Selection of Vref

The AFC input is used to measure the level of the Vref
Automatic Frequency Control signal. This is achieved by AFC2 AFC1 AFC0 Vref
(for VDD = 5.0 V)
comparing the AFC input signal with the output of a 3-bit
0 0 0 VDD × 0.125 0.625 V
DAC as shown in Fig.14. DAC analog switches select one
of 8 resistor taps connected between VDD and VSS. 0 0 1 VDD × 0.250 1.250 V
Consequently, eight different voltages may be selected 0 1 0 VDD × 0.375 1.875 V
(see Table 4). The compare signal AFCC, can be tested to 0 1 1 VDD × 0.500 2.500 V
determine whether the AFC input is higher or lower than
1 0 0 VDD × 0.625 3.125 V
the DAC level.
1 0 1 VDD × 0.750 3.750 V
The AFC input shares the same pin as the Derivative Port
1 1 0 VDD × 0.875 4.375 V
line DP1.7. Setting the enable bit AFCE to:
1 1 1 VDD 5.000 V
• Logic 1, selects the AFC function
• Logic 0, selects the Derivative Port DP1.7 function.

handbook, full pagewidth

DP1.7 internal bus

COMPARATOR AFCC
DP1.7 / AFC
EN

3-BIT DAC EN

AFC2 AFC1 AFC0 AFCE inner latches

MCD178

Fig.14 AFC circuit.

October 1994 15
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

11 INPUT/OUTPUT (I/O) Table 5 specifies the possible port option list. When these
devices are used for emulation purposes, in order to match
Each parallel I/O port line may be individually configured
the piggy back device provided it is recommended that the
using one of three possible I/O mask options.
port options listed in Table 6 are used.
The three I/O mask options are specified below:
Option 1 Standard port with switched pull-up current
source, Fig.15.
Option 2 Open drain, Fig.16.
Option 3 Push-pull (output only), Fig.17.

WRITE PULSE
handbook, full pagewidth VDD
OUTL / ORL / ANL / MOV
TR2 constant
current
TR3 source
DATA BUS D MQ D SQ 100 µA typ.
MASTER SLAVE
I/O PORT
SQ LINE
TR1

VSS

ORL / ANL / MOV

MLA696

IN / MOV

Fig.15 Standard output with switched pull-up current source (Option 1).

WRITE PULSE
VDD
handbook, full pagewidth OUTL / ORL / ANL

DATA BUS D MQ D SQ

MASTER SLAVE
I/O PORT
SQ LINE
TR1

V SS

ORL / ANL

MLA697

IN

Fig.16 Open drain type I/O (Option 2).

October 1994 16
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

WRITE PULSE
handbook, full pagewidth VDD
OUTL / ORL / ANL
TR2 constant
current
TR3 source
DATA BUS D MQ D SQ 100 µA typ.
MASTER SLAVE
OUTPUT
SQ LINE
TR1

VSS

ORL / ANL

MLB998

IN

Fig.17 Push-pull type output (Option 3).

October 1994 17
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

Table 5 User mask programmable port option list Table 6 Port options for the 84C640 in emulation mode

PORT PIN OPTION(1) PORT PIN OPTION

P0.0 13 P0.0 13 1 S
P0.1 14 P0.1 14 1 S
P0.2 15 P0.2 15 1 S
P0.3 16 P0.3 16 1 S
P0.4 17 P0.4 17 1 S
P0.5 18 P0.5 18 1 S
P0.6 19 P0.6 19 1 S
P0.7 20 P0.7 20 1 S
P1.0 7 P1.0 7 1 S
P1.1 8 P1.1 8 1 S
P1.2 10 P1.2 10 1 S
P1.3 11 P1.3 11 1 S
P1.4 12 P1.4 12 1 S
DP0.0 1 DP0.0 1
DP0.1 2 DP0.1 2
DP0.2 3 DP0.2 3
DP0.3 4 DP0.3 4
DP0.4 5 DP0.4 5
DP0.5 6 DP0.5 6
DP0.6 40 DP0.6 40 2 S
DP0.7 39 DP0.7 39 2 S
DP1.0 41 DP1.0 41
DP1.1 38 DP1.1 38
DP1.2 37 DP1.2 37
DP1.3 36 DP1.3 36
DP1.4(2) 34 DP1.4 34
DP1.5 23 DP1.5 23
DP1.6 22 DP1.6 22
DP1.7 9 DP1.7 9
VOB 25 3 R VOB 25 3 R
VOW3 24 3 R VOW3 24 3 R

Notes
1. Each pin can be configured to a HIGH (S) or LOW (R)
state after power-on-reset. The required state of each
pin is therefore specified by R or S.
2. DP1.4 available only with the PCA84C440,
PCA84C443, PCA84C640, PCA84C643,
PCA84C840 and PCA84C843.

October 1994 18
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

12 ON SCREEN DISPLAY 12.4 Clock generator

12.1 Features There are two types of oscillators available for the various
types. The oscillator is triggered on the trailing edge of
• Display format: 2 rows × 16 characters
HSYNCN when the OSD logic is enabled and stops on the
• Software controlled vertical and horizontal display following leading edge of HSYNCN.
position
The OSD oscillator must be externally adjusted to the
• 64 different (mask programmable) characters in ROM desired frequency (decreasing the OSD frequency gives
• Black box background broader characters). Before the oscillation frequency can
• Four programmable display character sizes be adjusted HSYNCN must be HIGH (if HLVL = 1).
Oscillation stops by setting the HSYNCN pin LOW when
• Four programmable character dot matrix sizes:
HLVL = 1.
– 6 × 9 and 6 × 13
– 8 × 9 and 8 × 13 12.4.1 RC OSCILLATOR
• Half-dot rounding for the whole screen The RC oscillator is available in the types:
• 4 from 7 colours possible on screen PCA84C440; 84C443; 84C640; 84C643;
84C840; 84C843.
• Clock generator for on screen display function with:
– RC oscillator The external RC network is connected between
pin 28 and VSS (see Fig.19).
– LC oscillator,
for the various types of PCA84C44X; 84C64X; 84C84X. 12.4.2 LC OSCILLATOR

12.2 Horizontal display position control The LC oscillator is available in the types:
PCA84C441; 84C444; 84C641; 84C644;
The horizontal position counter is incremented every OSD 84C841; 84C844.
cycle after the programmed level of HSYNCN occurs at the
HSYNCN pin. The counter is reset when the opposite The external LC network is connected between
polarity of the HSYNCN pulse is reached. pins 28 and 29 (see Fig.20).

12.3 Vertical display position control

The vertical position counter is incremented every
HSYNCN cycle and is reset by the VSYNCN signal.

October 1994 19
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

handbook, full pagewidth VSYNCN VERTICAL DISPLAY

DISPLAY
DISPLAY CHARACTER
CONTROL
POSITION DATA
MEMORY
CONTROL MEMORY

HSYNCN
HORIZONTAL
DISPLAY CHARACTER
POSITION ROM
CONTROL

CONTROL
CLOCK DISPLAY
TIMING
GENERATOR CONTROL
GENERATOR

(1)

VOB

VOW1
VOW2
VOW3
MCD179
(1) See Figs 19 and 20 for connection of external components.

Fig.18 OSD block diagram.

VDD
handbook, halfpage

R handbook, halfpage C1
DOSC1
DOSC1
L1
C2
C DOSC2

MCD247
VSS
MCD173

Fig.19 RC oscillator. Fig.20 LC oscillator.

October 1994 20
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

12.5 Display data registers

The display data registers consists of a group of 32 derivative registers located at addresses 20H to 3FH inclusive
(see Table 7). At power-up the contents of the display data registers are undefined.
The format of each display data register is shown in Table 8, and their functions described in Table 9.

Table 7 Display data registers addresses

ADDRESS DISPLAY DATA FOR BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0
20H to 2FH Row 0 = the first display row
CC1 CC0 MD5 MD4 MD3 MD2 MD1 MD0
30H to 3FH Row 1 = the second display row

Table 8 Display data register (address 20H to 3FH)

7 6 5 4 3 2 1 0
CC1 CC0 MD5 MD4 MD3 MD2 MD1 MD0

Table 9 Description of display data register bits

BIT SYMBOL FUNCTION
7 CC1 Colour code. The state of these two bits enable individual characters to be
6 CC0 displayed in one of four colours. See Tables 24, 25 and 26.
5 MD5 Character code.
4 MD4 The character set is stored in ROM and consists of 64 different characters.
The selection of each character is dependent on the state of the 6 bits, MD0 to
3 MD3
MD5.
2 MD2
1 MD1
0 MD0

12.6 Display control registers

The display control registers consists of a group of 6 derivative registers located at addresses 40H to 45H inclusive
(see Table 10). Each register may be read from or written to. After a reset operation the contents of the display control
registers are zero.

Table 10 Display control registers addresses

ADDRESS REGISTER BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0
40H OSDCA CC34 CC24 CC14 RBLK ROUND STBY VLVL HLVL
41H LINE 0A SZ01 SZ00 VP05 VP04 VP03 VP02 VP01 VP00
42H LINE 0B BLK0 VB0 HP05 HP04 HP03 HP02 HP01 HP00
43H OSDCB CDTW CDTH CC33 CC23 CC32 CC12 CC21 CC11
44H LINE 1A SZ11 SZ10 VP15 VP14 VP13 VP12 VP11 VP10
45H LINE 1B BLK1 VB1 HP15 HP14 HP13 HP12 HP11 HP10

October 1994 21
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

12.6.1 DERIVATIVE REGISTER OSDCA

Table 11 Derivative register OSDCA (address 40H)

7 6 5 4 3 2 1 0
CC34 CC24 CC14 RBLK ROUND STBY VLVL HLVL

Table 12 Description of OSCDA bits

BIT SYMBOL FUNCTION
7 CC34 Character colour code bits.
6 CC24 These bits are used for colour selection purposes. See Table 24.
5 CC14
4 RBLK Raster blanking control (see Fig.24). When the RBLK bit is:
Logic 1, the VOB output is driven HIGH to display the OSD characters on a blank screen.
Logic 0, the VOB output returns to its normal output state on the trailing edge of VSYNCN.
3 ROUND Character rounding control (see Figs 22 and 23). The rounding function generates half dots where
the corners of two dots meet. The rounding function also works with multiple cell characters.
When the ROUND bit is:
Logic 1, the rounding function is enabled.
Logic 0, the rounding function is disabled.
2 STBY Stand-by. This bit is used to enable or disable the OSD facility. When the STBY bit is:
Logic 1, the OSD oscillator is disabled.
Logic 0, the OSD oscillator is enabled and the OSD facility is available.
1 VLVL Vertical synchronous signal level (see Fig.21).
This bit selects the active level of the VSYNCN input signal. When the VLVL bit is:
Logic 1, VSYNCN is active HIGH.
Logic 0, VSYNCN is active LOW.
0 HLVL Horizontal synchronous signal level (see Fig.21).
This bit selects the active level of the HSYNCN input signal. When the HLVL bit is:
Logic 1, HSYNCN is active HIGH.
Logic 0, HSYNCN is active LOW.

handbook, full pagewidth HSYNCN

(HLVL = VLVL = 1)
(VSYNCN)

HSYNCN
(HLVL = VLVL = 0)
(VSYNCN)

characters can be displayed MCD180

Fig.21 VSYNCN and HSYNCN active level.

October 1994 22
 Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

ook, full pagewidth ROUND = 0 ROUND = 1

H H
handbook, halfpage

H H

H H
MCD181

T T T T T T
MCD246

Fig.22 Rounding function. Fig.23 Rounding effect.

handbook, full pagewidth

RBLK

VSYNCN

VOB

VOW1, 2, 3

MCD316

= normal output

Fig.24 Raster blanking timing RLBK.

October 1994 23
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

12.6.2 DERIVATIVE REGISTERS LINE 0A AND LINE 0B

REGISTER FUNCTION
LINE 0A Determine the character size and vertical position of Row 0 (the first display row).
LINE 0B Determine the horizontal position of Row 0 and the selection of background and blanking functions.

Table 13 Derivative register LINE 0A (address 41H)

7 6 5 4 3 2 1 0
SZ01 SZ00 VP05 VP04 VP03 VP02 VP01 VP00

Table 14 Description of LINE 0A bits

BIT SYMBOL FUNCTION

7 SZ01 Character size. The state of these two bits enable one of four possible character sizes to be
6 SZ00 selected for Row 0. Character sizes include background. See Table 23.
5 VP05 Vertical position control.
4 VP04 The vertical position of Row 0 is selected by the state of the 6 bits, VP00 to VP05.
For details see Section 12.7.1 “Vertical position”.
3 VP03
2 VP02
1 VP01
0 VP00

Table 15 Derivative register LINE 0B (address 42H)

7 6 5 4 3 2 1 0
BLK0 VB0 HP05 HP04 HP03 HP02 HP01 HP00

Table 16 Description of LINE 0B bits

BIT SYMBOL FUNCTION
7 BLK0 Blanking. This bit enables or disables the character display. When BLK0 is set to:
Logic 1, the outputs VOW1, VOW2, VOW3 and VOB are enabled; characters are displayed.
Logic 0, the outputs VOW1, VOW2, VOW3 and VOB are disabled; no characters are displayed.
6 VB0 Background. This bit determines whether the background display is selected or not.
The visual effect of background versus no background is shown in Fig.26. When VB0 is set to:
Logic 1, the characters in this row are displayed with background.
Logic 0, the background is disabled and only the characters are displayed.
5 HP05 Horizontal position control.
4 HP04 These 6 bits determine the start position of Row 0.
The horizontal position control is only active during OSDC clock cycles.
3 HP03
For details Section 12.7.2 “Horizontal position” and Fig.25.
2 HP02
1 HP01
0 HP00

October 1994 24
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

12.6.3 DERIVATIVE REGISTERS LINE 1A AND LINE 1B

REGISTER FUNCTION
LINE 1A Determine the character size and vertical position of Row 1 (the second display row).
LINE 1B Determine the horizontal position of Row 1 and the selection of background and blanking functions.

Table 17 Derivative register LINE 1A (address 44H)

7 6 5 4 3 2 1 0
SZ11 SZ10 VP15 VP14 VP13 VP12 VP11 VP10

Table 18 Description of LINE 1A bits

BIT SYMBOL FUNCTION

7 SZ11 Character size. The state of these two bits enable one of four possible character sizes to be
6 SZ10 selected for Row 1. Character sizes include background. See Table 23.
5 VP15 Vertical position control.
4 VP14 The vertical position of Row 1 is selected by the state of the 6 bits, VP10 to VP15.
For details see Section 12.7.1 “Vertical position”.
3 VP13
2 VP12
1 VP11
0 VP10

Table 19 Derivative register LINE 1B (address 45H)

7 6 5 4 3 2 1 0
BLK1 VB1 HP15 HP14 HP13 HP12 HP11 HP10

Table 20 Description of LINE 1B bits

BIT SYMBOL FUNCTION
7 BLK1 Blanking. This bit enables or disables the character display. When BLK1 is:
Logic 0, the outputs VOW1, VOW2, VOW3 and VOB are disabled; no characters are displayed.
Logic 1, the outputs VOW1, VOW2, VOW3 and VOB are enabled; characters are displayed.
6 VB1 Background. This bit determines whether the background display is selected or not.
The visual effect of background versus no background is shown in Fig.26. When VB1 is set to:
Logic 1, the characters in this line are displayed with background.
Logic 0, the background is disabled and only the character is displayed.
5 HP15 Horizontal position control.
4 HP14 These 6 bits determine the start position of Row 1.
The horizontal position control is only active during OSDC clock cycles.
3 HP13
For details Section 12.7.2 “Horizontal position” and Fig.25.
2 HP12
1 HP11
0 HP10

October 1994 25
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

12.6.4 DERIVATIVE REGISTER OSDCB

REGISTER FUNCTION
OSDCB Determine the selection of:
• The size of the dot matrix grid
• Four colours from a possible seven for the display.

Table 21 Derivative register OSDCB (address 43H)

7 6 5 4 3 2 1 0
CDTW CDTH CC33 CC23 CC32 CC12 CC21 CC11

Table 22 Description of OSDCB bits

BIT SYMBOL FUNCTION
7 CDTW Character dot width control.The state of this bit determines the dot width of the character. When
the CDTW bit is set to:
Logic 1, the character width is 6 dots.
Logic 0, the character width is 8 dots.
6 CDTH Character dot height control. The state of this bit determines the dot height of the character. When
the CDTH bit is set to:
Logic 1, the character height is 13 dots.
Logic 0, the character height is 9 dots.
5 CC33 Colour control bits.
4 CC23 In every VSYNCN cycle one screen can select any 4 colours from 7 and in addition a blank or black
screen. Combinations of CC1X, CC2X and CC3X control the character outputs VOW1, VOW2 and
3 CC32
VOW3 as shown in Table 24.
2 CC12
1 CC21
0 CC11

October 1994 26
 Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

12.7 OSD display position 12.7.2 HORIZONTAL POSITION

12.7.1 VERTICAL POSITION The horizontal start position (HP) of,
The line number of the vertical start position for: • Row 0: HP0 = 4 × ( HP00 → HP05 ) + 5 × t OSCD
• Row 0 is 4 × (VP00 → VP05)
• Row 1: HP1 = 4 × ( HP10 → HP15 ) + 5 × t OSCD
• Row 1 is 4 × (VP10 → VP15).
Where:
Where:
• (HP00 → HP05) = the decimal value of HP00 → HP05
• (VP00 → VP05) = the decimal value of VP00 → VP05
and (HP00 → HP05) > 10
• (VP10 → VP15) = the decimal value of VP10 → VP15.
• (HP10 → HP15) = the decimal value of HP10 → HP15
The character height in:
and (HP10 → HP15) > 10
• Row 0 is H0 and is a function of the number of dots per
• tOSCD = one OSCD clock period.
character and the state of the size control bits
SZ00 and SZ01 Therefore for both Row 0 and Row 1,
• Row 1 is H1 and is a function of the number of dots per HP0, HP1 ≥ 45 × tOSCD.
character and the state of the size control bits
SZ10 and SZ11.
Row 0 and Row 1 must not overlap each other and
therefore: VP1 ≥ (VP0 + H0); see Fig.25.
The four possible character heights are shown in Table 23.

ok, full pagewidth

VP0
handbook, halfpage
HP0 VP1
ROW 0 CHARACTERS H0

HP1 MCD182
ROW 1 CHARACTERS
with background without background

MCD183

Fig.25 Display position. Fig.26 Background versus no background.

October 1994 27
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

12.8 OSD character size and colour selection The character sizes are selected by bits SZn1 and SZn0,
which denotes:
12.8.1 CHARACTER SIZE
• SZ01 and SZ00 for Row 0
The character sizes are determined by the bits:
• SZ11 and SZ10 for Row 1.
• CDTW, for the width
• CDTH, for the height.

Table 23 Character sizes selection

H denotes one horizontal line, T denotes one OSDC clock period and D denotes dots per character width/height.
SIZE BITS CHARACTER SIZE DOT MATRIX POINT
VERTICAL HORIZONTAL
SZn1 SZn0 VERTICAL HORIZONTAL
9D 13D 6D 8D
0 0 18H 26H 12T 16T 2H 2T
0 1 36H 52H 24T 32T 4H 4T
1 0 54H 78H 36T 48T 6H 6T
1 1 72H 104H 48T 64T 8H 8T

12.8.2 COLOUR SELECTION In this way every combination of four colours can be made
(black and white can not be displayed at the same time).
Colour selection is achieved using bits in the,
The user may choose one colour out of each block.
• OSDCA register: CC34, CC24 and CC14 Table 24 shows the selection of the output combinations.
• OSDCB register: CC33, CC23, CC32, CC12, Tables 25 and 26 show the possible colour combinations.
CC21, and CC11
• Display data registers: CC1 and CC0.

handbook, full pagewidth

dot
CHARACTER ROM VOW1

CC1
OUTPUT
DISPLAY DATA
CONTROL VOW2
MEMORY CC0
LOGIC

DISPLAY CIRCUIT CCxx

VOW3
CONTROL REGISTERS

background control OR VOB

MCD184

Fig.27 Colour control.

October 1994 28
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

Table 24 Character colour control

COLOUR CODE CHARACTER OUTPUT PINS1

CC1 CC0 VOW1 (Red) VOW2 (Green) VOW3 (Blue)
0 0 CC11 CC21 CC11 + CC21
0 1 CC12 CC12 + CC32 CC32
1 0 CC23 + CC33 CC23 CC33
1 1 CC14 CC24 CC34

Table 25 Possible colour combinations

(CC1, CC0) = (0, 0) (CC1, CC0) = (0, 1) (CC1, CC0) = (1, 0)

COLOUR VOW1 VOW2 VOW3 VOW1 VOW2 VOW3 VOW1 VOW2 VOW3
CC11 CC21 CC11+CC21 CC12 CC12+CC32 CC32 CC12 CC12+CC32 CC32
Blue 0 0 1 0 0 1 0 0 1
Green 0 1 0 0 1 0 0 1 0
Red 1 0 0 1 0 0 1 0 0
Yellow 1 1 0 − − − − − −
Magenta − − − 1 0 1 − − −
Cyan − − − − − − 0 1 1

Table 26 Possible colour combinations (continued)

(CC1, CC0) = (1, 1)
COLOUR VOW1 VOW2 VOW3
CC14 CC24 CC34
Blue 0 0 1
Green 0 1 0
Red 1 0 0
Yellow 1 1 0
Magenta 1 0 1
Cyan 0 1 1
White 1 1 1
Black 0 0 0

October 1994 29
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

12.9 Character ROM 13 EMULATION MODE

Character ROM contains the dot character fonts. The emulation mode configuration is shown in Fig.29.
13 x 8 dots are reserved for each character, regardless of
In the emulation mode configuration the PCA84C640's
the dot matrix size actually selected.
CPU is disabled and only its derivative logic is active. The
The dot matrix grid is shown in Fig.28.
device is controlled by the PCF84C00 bond-out chip. The
Philips provides a software under MS DOS environment PCA84C640's two derivative ports act as additional ports
(IBM/PC or compatible) to help customer to design the for the PCF84C00. The interaction between the two
character font on the screen and to generate the bit pattern devices is as follows:
HEX decimal file automatically. 1. During the first machine cycle the PCF84C00 fetches
Contact your local Philips Sales Organization for details. an instruction from EPROM and then decodes that
instruction.
2. During the second machine cycle the PCF84C00
executes the decoded instruction. If the instruction is
1 2 3 4 5 6 7 8
handbook, halfpage
related to the derivative ports then DXALE, DXRDN
1
and/or DXWRN become active and the PCA84C640
2
operates as a peripheral of the PCF84C00.
3
3. Depending on the type of instruction executed during
4
the second machine cycle the following data transfer
5
happens:
6
a) During TS1 data from the EPROM is available on
7
P0.0 to P0.7 which is then available on IB0.0 of the
8 PCF84C00.
9
b) During TS4 data from the PCA84C640 can be
10 transferred to the PCF84C00.
11
c) During TS6 data from the PCF84C00 can be
12 transferred to the PCA84C640.
13
MCD185

Fig.28 Character ROM.

October 1994 30
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

handbook, full pagewidth

P0.0 - P0.7 PSEN CE
address bus
P1.0 - P1.7 A0 - A12 A0 - A12
data bus
P2.0 - P2.7 D0 - D7 D0 - D7

PCF84C00 EPROM
STFF
XTAL1 DXALE
RESET DXRD
XTAL2 DXWR

MCD317

XTAL1 P1.0

RESET P1.1
P1.2
P1.3
PCA84C640

DP0.0 - DP0.7
P0.0 - P0.7
DP1.0 - DP1.7
TEST/EMU + 5V

Fig.29 Emulation mode configuration.

October 1994 31
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

14 REGISTER MAP
The number within parentheses denotes the initial state; ‘X’ denotes don’t care.
R = Read, W = Write, R/W =Read/Write.
ADDR REG BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 R/W
00H DP0 DP0.7 DP0.6 DP0.5 DP0.4 DP0.3 DP0.2 DP0.1 DP0.0 R
(pin) (X) (X) (X) (X) (X) (X) (X) (X)
01H DP1 DP1.7 DP1.6 DP1.5 DP1.4(1) DP1.3 DP1.2 DP1.1 DP1.0 R
(pin) (X) (X) (X) (X) (X) (X) (X) (X)
02H DP0R DP0.7 DP0.6 DP0.5 DP0.4 DP0.3 DP0.2 DP0.1 DP0.0 R/W
(latch) (1) (1) (1) (1) (1) (1) (1) (1)
03H DP1R DP1.7 DP1.6 DP1.5 DP1.4(1) DP1.3 DP1.2 DP1.1 DP1.0 R/W
(latch) (1) (1) (1) (1) (1) (1) (1) (1)
10H PWM1 − − PWM15 PWM14 PWM13 PWM12 PWM11 PWM10 R/W
(0) (0) (0) (0) (0) (0)
11H PWM2 − − PWM25 PWM24 PWM23 PWM22 PWM21 PWM20 R/W
(0) (0) (0) (0) (0) (0)
12H PWM3 − − PWM35 PWM34 PWM33 PWM32 PWM31 PWM30 R/W
(0) (0) (0) (0) (0) (0)
13H PWM4 − − PWM45 PWM44 PWM43 PWM42 PWM41 PWM40 R/W
(0) (0) (0) (0) (0) (0)
14H PWM5 − − PWM55 PWM54 PWM53 PWM52 PWM51 PWM50 R/W
(0) (0) (0) (0) (0) (0)
15H VSTL − VST06 VST05 VST04 VST03 VST02 VST01 VST00 R/W
(0) (0) (0) (0) (0) (0) (0)
16H VSTH − VST13 VST12 VST11 VST10 VST09 VST08 VST07 R/W
(0) (0) (0) (0) (0) (0) (0)
17H AFCO − − − − − AFC2 AFC1 AFC0 R/W
(0) (0) (0)
18H AFCC − − − − − − − AFCC R/W
(X)
19H DP0E/ SCLE SDAE PWM5E PWM4E PWM3E PWM2E PWM1E TDACE R/W
PWME (0) (0) (0) (0) (0) (0) (0) (0)
1AH DP1E/ − − − AFCE P14LVL P6LVL VOW2E VOW1E R/W
PWMLVL (0) (0) (0) (0) (0)
20H DATA CC1 CC0 MD5 MD4 MD3 MD2 MD1 MD0 W
to DISPLAY (X) (X) (X) (X) (X) (X) (X) (X)
3FH MEMORY

October 1994 32
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

ADDR REG BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 R/W
40H OSDCA CC34 CC24 CC14 RBLK ROUND STBY VLVL HLVL R/W
(0) (0) (0) (0) (0) (1) (0) (0)
41H LINE0A SZ01 SZ00 VP05 VP04 VP03 VP02 VP01 VP00 R/W
(0) (0) (0) (0) (0) (0) (0) (0)
42H LINE0B BLK0 VB0 HP05 HP04 HP03 HP02 HP01 HP00 R/W
(0) (0) (0) (0) (0) (1) (0) (0)
43H OSDCB CDTV CDTH CC33 CC23 CC32 CC12 CC21 CCV11 R/W
(0) (0) (0) (0) (0) (1) (0) (0)
44H LINE1A SZ11 SZ10 VP15 VP14 VP13 VP12 VP11 VP10 R/W
(0) (0) (0) (0) (0) (1) (0) (0)
45H LINE1B BLK1 VB1 HP15 HP14 HP13 HP12 HP11 HP10 R/W
(0) (0) (0) (0) (0) (1) (0) (0)
Note
1. These bits are not available in the PCA84C441, PCA84C444, PCA84C641, PCA84C644,
PCA84C841 and PCA84C844.

15 LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
SYMBOL PARAMETER MIN. MAX. UNIT
VDD supply voltage −0.3 +7.0 V
VI input voltage (all inputs) −0.3 VDD + 0.3 V
IOH maximum source current for all port lines − −10 mA
IOL maximum sink current for all port lines − −30 mA
Ptot total power dissipation − 900 mW
Tstg storage temperature −55 +125 °C
Tamb operating ambient temperature (for all devices) −20 +70 °C

October 1994 33
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

16 DC CHARACTERISTICS
VDD = 4.5 V to 5.5 V; VSS = 0 V; Tamb = −20 to +70 °C; all voltages with respect to VSS unless otherwise specified.

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Supply
VDD operating supply voltage 4.5 5.0 5.5 V
IDD operating supply current fOSDCRC = fOSDCLC = fXTA
L;
VDD = 5 V; see note 1;
fXTAL = 10 MHz − 5 10 mA
fXTAL = 6 MHz − 3.5 8 mA
fOSDCRC = fOSDCLC = ST −
OP;
VDD = 5 V; see note 1;
fXTAL = 10 MHz − 3 7 mA
fXTAL = 6 MHz − 1.5 3.5 mA
IDD(ID) supply current Idle mode VDD = 5 V;
fXTAL = 10 MHz − 1.3 3 mA
fXTAL = 6 MHz; see − 0.8 1.5 mA
note 1
IDD(ST) supply current Stop mode VDD = 5.5 V; − 5 10 µA
see notes 1 and 2
Inputs
IIH HIGH level input current (pin RESET) Vin = 0.5 V 20 − − µA
PORTS P0, P1, DP0, DP1, HSYNCN AND VSYNCN
VIL LOW level input voltage 0 − 0.3VDD V
VIH HIGH level input voltage 0.7VDD − VDD V
PORTS P0, P1, DP0, DP1, INTN/T0 AND T1
ILl input leakage current VSS < VI < VDD
Ports P0, P1, DP0 and DP1 − − ±10 µA
Ports INTN/T0 and T1 ±0.01 ±0.2 ±10 µA
Outputs: Ports P0, P1, DP0, DP1; VOB and VOW3 (see Figs 30, 31 and 31)
IOL LOW level output sink current
Port P0 VO = 1.2 V 10 − − mA
Ports P1, DP0 and DP1 VO = 0.4 V 5 10 − mA
Ports VOB and VOW3 VO = 0.4 V 1.2 3 − mA
PORTS P0, P1, DP0 AND DP1 (see Figs 33 and 33)
IOH HIGH level pull-up output source current VO = VSS − 140 400 µA
VO = 0.7VDD 40 100 − µA
HIGH level push-pull output source current VO = VDD − 0.4 V 3 7 − mA
OUTPUTS VOB AND VOW3 (see Fig.33)
IOH HIGH level push-pull output source current VO = VDD − 0.4 V 1.2 3 − mA

October 1994 34
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

AFC characteristics; Port DP1.7/AFC
VAI comparator analog input voltage VSS − VDD V
VAE conversion error range − − ± 0.5 LSB
Notes
1. VIL = VSS; VIH = VDD; all outputs and sense input lines unloaded. All open drain ports connected to VSS.
2. Crystal is connected between XTAL1 and XTAL2; T1 = VSS; INT/T0 = VDD.

17 AC CHARACTERISTICS
VDD = 5 V; Tamb = −20 to +70 °C; all voltages with respect to VSS; unless otherwise specified.

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Oscillator
fXTAL crystal frequency; note 1 1 − 10.0 MHz
fOSC-XTAL 1 − 6.0 MHz
oscillator frequency; option 1 gm = 0.4 mS (typ.)
fOSC-PXE not allowed MHz
fOSC-XTAL 4.0 − 10.0 MHz
oscillator frequency; option 2 gm = 1.6 mS (typ.)
fOSC-PXE 1.0 − 6.0 MHz
fOSC-XTAL not allowed MHz
oscillator frequency; option 3 gm = 4.5 mS (typ.)
fOSC-PXE 3.0 − 10.0 MHz
CXTAL1 external capacitance at XTAL1
with XTAL resonator not required pF
with PXE resonator − 30 100 pF
CXTAL2 external capacitance at XTAL2
with XTAL resonator not required pF
with PXE resonator − 30 100 pF
fDOSC on-screen-display clock frequency 4.0 8.0 10.0 MHz

Note
1. Oscillator with three (3) options for optimum use.

October 1994 35
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

17.1 Characteristic curves

MLC004 MLB999
40 10
handbook, halfpage handbook, halfpage
I OL I OL
(mA) (mA)
34
(1) 8

(2) (1)
28
6 (2)
(3)
22 (3)

4
16

2
10

4 0
0 2 4 V DD (V) 6 0 2 4 6
V DD (V)

Port P0; VO = 1.2 V. Ports P1, DP0 and DP1; VO = 0.4 V.

(1) Tamb = −20°C. (1) Tamb = −20°C.
(2) Tamb = 25°C. (2) Tamb = 25°C.
(3) Tamb = 80°C. (3) Tamb = 80°C.

Fig.30 Typical LOW level output sink current as a Fig.31 Typical LOW level output sink current as a
function of the supply voltage. function of the supply voltage.

MLC002 MLC001
10 200
handbook, halfpage handbook, halfpage
I OL I OH
(mA) (mA)
8 160
(1)
(1)
(2)
6 (2) 120
(3)
(3)

4 80

2 40

0 0
0 2 4 V DD (V) 6 0 2 4 6
V DD (V)

Outputs VOW1, VOW2, VOW3 and VOB; VO = 0.4 V. Ports P0, P1, DP0 and DP1; VO = VSS.
(1) Tamb = −20°C. (1) Tamb = −20°C.
(2) Tamb = 25°C. (2) Tamb = 25°C.
(3) Tamb = 80°C. (3) Tamb = 80°C.

Fig.32 Typical LOW level output sink current as a Fig.33 Typical HIGH level pull-up output source
function of the supply voltage. current as a function of the supply voltage.

October 1994 36
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

MLC005 MLC003
200
handbook, halfpage
5
handbook, halfpage
I OH I OH
(mA) (mA)
160 4 (1)
(1)
(2)
(3)
120 (2) 3

(3)

80 2

40 1

0 0
0 2 4 V DD (V) 6 0 2 4 6
V DD (V)

Ports P0, P1, DP0 and DP1; VO = 0.7VDD. Outputs VOW1, VOW2, VOW3 and VOB; VO = VDD − 0.4 V.
(1) Tamb = −20°C. (1) Tamb = −20°C.
(2) Tamb = 25°C. (2) Tamb = 25°C.
(3) Tamb = 80°C. (3) Tamb = 80°C.

Fig.34 Typical HIGH level pull-up output source Fig.35 Typical HIGH level pull-up output source
current as a function of the supply voltage. current as a function of the supply voltage.

October 1994 37
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

18 PACKAGE OUTLINE

39.0 15.80
seating plane

handbook, full pagewidth 38.4 15.24

4.57 5.08
max max

3.2
2.9 0.51
min

0.18 M 0.32 max

1.73 1.778 0.53
max (40x) max
15.24
1.3 max 17.15
15.90

42 22 MSA268 - 1

14.1
13.7

1 21

Dimensions in mm.

Fig.36 Plastic shrink dual in-line package; 42 leads (600 mil); SDIP42 (SOT270-1).

October 1994 38
Philips Semiconductors Product specification

8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X

19 SOLDERING 19.1.2 REPAIRING SOLDERED JOINTS

19.1 Plastic dual in-line packages Apply a low voltage soldering iron below the seating plane
(or not more than 2 mm above it). If its temperature is
19.1.1 BY DIP OR WAVE
below 300 °C, it must not be in contact for more than 10 s;
The maximum permissible temperature of the solder is if between 300 and 400 °C, for not more than 5 s.
260 °C; this temperature must not be in contact with the
joint for more than 5 s. The total contact time of successive
solder waves must not exceed 5 s.
The device may be mounted up to the seating plane, but
the temperature of the plastic body must not exceed the
specified storage maximum. If the printed-circuit board has
been pre-heated, forced cooling may be necessary
immediately after soldering to keep the temperature within
the permissible limit.

20 DEFINITIONS

Data sheet status

Objective specification This data sheet contains target or goal specifications for product development.
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Product specification This data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.

21 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.

22 PURCHASE OF PHILIPS I2C COMPONENTS

Purchase of Philips I2C components conveys a license under the Philips’ I2C patent to use the
components in the I2C system provided the system conforms to the I2C specification defined by
Philips. This specification can be ordered using the code 9398 393 40011.

October 1994 39