Beyond Innovation Technology Co., Ltd.

BIT3102A

Data Sheet

BIT3102A

Low Cost PWM CCFL Controller

Version: 1.3

Notice:

All information contained in this document is subject to change without notice.

No part of this document may be copied or reproduced in any form or by any means without
the prior written consent of Beyond Innovation Technology Co., Ltd.

03/02/27 Confidential page 1 of 6

Beyond Innovation Technology Co., Ltd. BIT3102A
Features: Pin Layout:
PWM Modulation
Open Lamp Protection 1 8
OUT GND
Internal UVLO (Under Voltage Look Out) function
VDD RT
Dimming Control
CMP SST
CMOS Totem Pole output
VIN- OLP
NMOS output driving 4 5
SOP /DIP Packing

Applications: General Description:

Cold Cathode Fluorescent Lamps system To aim at the Cold Cathode Fluorescent Lamp (CCFL)
Notebook PC applications, the BIT3102A integrated all functions
LCD Monitor required in a single 8 pin chip. The chip provides a fully
Palm-top Computers functioned PWM control circuit with a true lamp current
Video Phone/ Door Phone feedback protection. By setting the required time for
Portable Instrumentation striking the lamp through SST , the open-lamp condition
Personal Digital Assistants can be detected after lamp striking period. The lamp
Airline Entertainment Centers dimming can be done through a PWM feedback loop.
Automotive Display CMOS process reduces the operating current (1mA
ATM/ Financial Terminal typical) and NMOS output driving capability enhances the
POS Terminal system efficiency.
Navigation Devices (GPS Equipment)
Test Equipment
Copiers and Office Equipment Absolute Ratings: (if Ta=25℃)
Medical Equipment VDD…………………………………-0.3 ~ +13.7 V
GND…………………………………±0.3 V
Recommended Operating Condition: Input Voltage………………………..-0.3 ~ VDD+0.3 V
Supply Voltage…………………………….4.5 ~ 13.2 V Operating Ambit Temperature…….0 ~ +70 ℃
Operating Frequency………………….….50K ~ 250K Hz Operating Junction Temperature….+150 ℃
Operating Ambient Temperature………...0 ~ 70 ℃ Storage Temperature……………….-55~+150 ℃

Functional Block Diagram:

VDD= 4.5 ~ 13.2V
OUT GND

1¡G1 Current Mirror

VDD VDD

2.25V
UVLO
4.0V 0.75V ISS
VDD 2.15V +
3.8V
-
2.25V
Ramp Wave Band Gap RT
Generator 0.75V Reference

Error Amplifier 2.5V

- 1.5V -
+
+ +
-
325mV
SST
- VDD

Latch +

VDD CMP VIN- OLP

03/02/27 Confidential page 2 of 6

Beyond Innovation Technology Co., Ltd. BIT3102A
Function Description:

UVLO: The Under-Voltage-Look-Out circuit turns the VSST = ISSRSS (1-e-t/RssCss); (Fig.a)
output driver off when supplying voltage drops to a Where ISS= VRT/RT ± 10%,and VRT =2.15V
specified low level.
Band Gap Reference: This circuit provides a accuracy The output is disabled to "low" level and open lamp
voltage reference which is very stable even though the protection is disable while SST <0.325V. A ~ 180uA
operating temperature is variable. Base on this current is flow into INN to set
reference, a specified voltage can be generated which BI3102 RT
the initial state. The PWM
is used by another circuit. controller is enable while
RT

Ramp Wave Generator: This circuit generates a typical 2.5V < SST < 0.325V.
140KHz ramp wave. (as RT =100 KΩ) The relation SST The open lamp protection circuit
between frequency and resistor RT is as the equation will be enable when
Rss Css

below: VSST > 2.5V (Fig.b)

Freq. (KHz) = 14000/RT(KΩ) Fig.a
The required time for striking
PWM Controller: The pulse width modulation control
the lamp could be calculated as
circuit includes a ramp wave generator, an error 1¡G1 Current Mirror
bellow:
amplifier and a comparator. These devices provide VDD VDD

TSTRIKE = (RSSCSS)
the required active components for the PWM feedback
ISS
ln((ISSRSS-0.325)/(ISSRSS-2.175)
control application. 2.15V1.5V +
)
The Power On Initialization and Open Lamp -
RT TSTRIKE is decided by the
Protection: The current source ISS charges the external 2V
Opan Lamp Enable -
characteristic of lamp.
resistor and capacitor during power on process. The + SST
2.5V
voltage drops on the SST pin will be increased as
Fig.b

Table 1. Power On Initialization and Open Lamp Protection

OUT OLP VIN-
SST < 0.325V Disable to "Low" Disable Internally Forced to "High"
2.5V < SST < 0.325V Enable Disable Externally Controlled
SST >2.5V Enable Enable Externally Controlled

Pin Description:

Pin No. Names Description

1 OUT PWM output, logic high active for driving NMOS device.
2 VDD Supply voltage.
3 CMP PWM controller input, the output of error amplifier.
4 Vin- PWM controller input, the inverting input of error amplifier.
A voltage sense input pin. If voltage level is less than 325 mV after a user defined period of
5 OLP time, the chip will shut down the OUT and PWM circuits. A digital latch circuit latches this
result. The latch condition will be released if the power be turned off.
6 SST The timer for open lamp protection.
7 RT Operation frequency control.
8 GND Ground

DC/AC Characteristics:

Parameter Test Conditions Min. Typ.(Limits) Max. Unit

Reference Voltage
Output voltage Measure Vin- 1.455 1.5 1.545 V
VDD=12V, Ta=25°C
Line regulation VDD=4.5 ~ 13.2 V 2 20 mV

03/02/27 Confidential page 3 of 6

Beyond Innovation Technology Co., Ltd. BIT3102A
Under Voltage Look Out
Upper threshold voltage Ta=25℃ 3.8 4 4.2 V
Hysteresis 0.1 0.2 0.3 V
Ramp Wave Generator
Frequency RT=100K Ω 120 140 160 KHz
Operating Frequency note 1 50 250 KHz
Output peak 2.25 V
Output valley 0.75 V
Error Amplifier
Input voltage note 1 0.75 2.25 V
Open loop gain 60 80 dB
Unit gain band width 1 1.5 MHz
Open Lamp Enable
Output current VDD=12V, Ta=25℃ 2.15V/RT uA
Open lamp detection enable 2.5 V
Open Lamp Protection
Open lamp detection lower threshold VDD=12V, Ta=25℃ 325 mV
Hysteresis 50 mV
Output
CMOS output impedance note 1 50 Ω
Rising Time 1000pF load, 110 ns
Falling Time note 1 100 ns
Ta : ambient temperature.
Note 1: It is guaranteed by design not 100% tested.

Application Circuit:

CN2
A low cost 1~2 lamp design. HV
LV

BIT3102A
CN1 1 8
2 OUT GND 7
VDD 1 VDD RT
3 6
BRIGHTNESS 2 4 CMP SST 5
GND 3 VIN- OLP

VDD=4.5V~13.2V
BRIGHTNESS=DC 0~3.3V, 0V brightest dimming.
CN2 may connect 1~2 CCFLs

03/02/27 Confidential page 4 of 6

Beyond Innovation Technology Co., Ltd. BIT3102A
Order Information:

BIT3102A-SO
SOP type packing

Part number
Beyond Innovation Technology Co., Ltd.

BIT3102A-DP
DIP type packing

Part number
Beyond Innovation Technology Co., Ltd.

03/02/27 Confidential page 5 of 6

Beyond Innovation Technology Co., Ltd. BIT3102A
Package Information :
Unit: mm
SOP type :

DIP type :

03/02/27 Confidential page 6 of 6