Lecture 28
Lecture 28
• Homework 7 due Friday in class.
• Design project posted: LED driver with XOR
input.
• Office hours today W 2‐3pm, Th 1‐2pm in
EE218.
∆ ≅ 2
• Dynamic power dissipation is:
∆ ≅ 2
• Energy stored in C is 2/2, so half
the energy is dissipated each half‐cycle
Chapter 7
CMOS Logic Design
Symmetrical CMOS Inverter (Kp = Kn)
EE 331 Spr 2014 Microelectronic Circuit Design © UW EE Chen/Dunham
CMOS Voltage Transfer Characteristics
• Region 2:
MN saturated, MP triode
• Region 3:
MN saturated, MP saturated
• Boundary between 2‐3:
⇒
0.6
Symmetrical CMOS Inverter (Kp = Kn)
EE 331 Spr 2014 Microelectronic Circuit Design © UW EE Chen/Dunham
CMOS Voltage Transfer Characteristics
• Region 4:
MP saturated, MN triode
• Region 3:
MP saturated, MN saturated
• Boundary between 3‐4:
⇒
0.6
Symmetrical CMOS Inverter (Kp = Kn)
EE 331 Spr 2014 Microelectronic Circuit Design © UW EE Chen/Dunham
CMOS Voltage Transfer Characteristics
• For CMOS
– VH = VDD, VL = 0.
– V = VH – VL = VDD
• For symmetrical design
(Kp = Kn):
– Transition between VH
and VL centered at VI =
VDD /2
Symmetrical CMOS Inverter (Kp = Kn)
EE 331 Spr 2014 Microelectronic Circuit Design © UW EE Chen/Dunham
VTC of symmetrical CMOS inverter
• If Kn = Kp, transition
between VH and VL
centered at VI = VDD /2
2.5 ⇒ 2.5
• If Kn Kp, transition
between VH and VL
shifts from VDD /2
• Define KR = Kn / Kp
• KR > 1, transition
shifts to left
• KR < 1, transition
shifts to right