IEEE 2020-2021 VLSI Project Titiles
IEEE 2020-2021 VLSI Project Titiles
4 Adaptively Biased Output Cap-Less NMOS LDO With 19 ns Settling Time 2020
8 A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery
Circuit with High Speed Feed Forward Correction in 65 nm CMOS.
11 Multistage Linear Feedback Shift Register Counters With Reduced Decoding 2020
Logic in 130-nm CMOS for Large-Scale
Array Applications
12 Hybrid Logical Effort for Hybrid Logic Style Full Adders in 2020
Multistage Structures
13 A 1.2-V 2.41-GHz Three-Stage CMOS OTA With Efficient Frequency 2020
Compensation Technique