ME 141B: The MEMS Class Introduction To MEMS and MEMS Design
ME 141B: The MEMS Class Introduction To MEMS and MEMS Design
Sumita Pennathur
UCSB
Outline today
• Introduction to thin films
• CVD
• Epitaxy
• Electrodeposition
10/21/10 2/45
Taxonomy of deposition techniques
• Chemical
Thermal Oxidation
Chemical Vapor Deposition (CVD)
• Low Pressure (LPCVD), Atomspheric pressure (APCVD),
Plasma Enhanced (PECVD), Ultra High Vaccum CVD
(UHCVD)
Epitaxy
Electrodeposition (Electroplating)
• Physical
Physical Vapor Deposition (PVD)
• Evaporation
• Sputtering
Spin-casting
10/21/10 3/45
CVD
• CVD is a chemical process used to produce high-purity,
high-performance solid materials
• Typical CVD process
Wafer exposed to one or more volatile precursers
These react and/or decompose on surface
This produces desired deposit
• Can deposit in various forms
Monocrystaline
Polycrystalline
Amorphous
Epitaxial
• Materials include silicon, carbon fiber, carbon nanofibers,
filaments, carbon nanotubes, SiO2, silicon-germanium,
10/21/10 tungsten, silicon carbide, silicon nitride, etc… 4/45
Chemical Vapor Deposition (CVD)
10/21/10 8/45
Commonly Deposited
Substances
• Polysilicon
Deposited from silane (SH4) (SiH4 Si + 2H2)
Usually preformed in LPCVD systems
Growth rate 10-20 nm per minute
• Silicon dioxide
Source gases include silane and oxygen, dichlorosilane, nitrous
oxide, or TEOS (tetraethlyorthosilicate)
Choice of source depends on thermal stability of substrates
• ie. aluminum is sensitive to high temperature
TEOS is the best, but needs 650-700C, silane is lower quality.
Thermal oxidation is best
Ozone may deposit TEOS at lower temperatures – being
explored
10/21/10 9/45
Commonly Deposited
Substrates
• Silicon Nitride
LPCVD generally used here
• Metals
Molybdenum, tatalum, titatnium, nickel and tungsten
Deposited by LPCVD
10/21/10 10/45
CVD enables conformal coating
10/21/10 11/45
LPCVD Polysilicon
• Amorphous at lower deposition temperatures and high
deposition rates
Typical temperature: ~590 C
• Polycrystalline at higher deposition temperatures and
lower deposition rates
Typical temperature: ~625 C
• Grain size and structure depend on detailed deposition
conditions
E.g. thicker films larger grains
• Structure, electrical properties, and mechanical
properties also vary with post-deposition thermal
processing
Grain growth
10/21/10 Dpoant activation or diffusion 12/45
CVD Machine
10/21/10 13/45
Epitaxy
• CVD deposition process in which atoms move to lattice
sites, continuing the substrate’s crystal structure
• Deposits monocrystalline film on a monocyrstalline
substrate
Deposited film = epitaxial film or epitaxial layer
• Epi = “above” , “taxis” = “in ordered manner”
• May be grown from gaseous or liquid precursoers.
Since it acts on a seed crystal, film takes on lattice structure and
orientation identical to those on substrate
Different from CVD or thermal oxide!!
10/21/10 14/45
Types of Epitaxy
• Homoepitaxy: only one material, i.e. Si on Si
A crystalline film is grown on the a substrate or film of the same
material
Used for growing a more purified film than the substrate
Also known as “epi”
• Heteroepitaxy: different materials, i.e. AlGaAs, on GaAs
Cystalline film grows on a substrate or film of another material
Often applied growing films of materials of which single crystals
cannot be obtained
• Heterotoepitaxy – similar to Heteroepitaxy but the thin
film growth is not limited to two dimensional growth
10/21/10 15/45
Epitaxy applications
• Used in nanotechnology and semiconductor fabrication
• Only affordable method of high crystalline quality growth
for silicon-germanium, gallium nitride, gallium arsenide,
indium phosphide
• Used to grow pre-doped silicon
Common in pacemakers, vending machines, etc…
• How it happens
Slow deposition rate (enough time to find a lattice site)
High Temperature (enough energy to move a lattice site)
• Selective epitaxy is possible through masking
• Can grow a doped Si layer of known thickness
10/21/10 16/45
Epitaxy methods
• VPE, LPE, SPE, MBE
• Vapor Phase Epitaxy – silicon is deposited from silicon
tetrachloride at approximately 1200C
SiCl4(g)+2H2(g) Si(s)+4HCl(g)
Reaction is reversible, growth rate depends strongly upon
proportion of source gases
Growth rates above 2um per minute produce polycrystalline
silicon
Etching occurs if too much HCl byprodcut is present
• May also use silane, dichlorosilane, and trichlorosilane
source gases at lower temperatures
Not as clean, always polycrystalline, may have SiO2
contamination
10/21/10 17/45
Epitaxial methods
• LPE – liquid phase epitaxy
Method to grow semiconductor crystal layers from the melt on
solid substrates
Tempertaures well below melting temp of deposited
semiconductor the semiconductor is dissolved in the melt of
another materials
At conditions between dissolution and deposition, the deposition
is slow and uniform -> monocyrstalline films deposit abour 0.1-1
um/min
Conitions depend on temperature and concetration of dissolved
semiconductor in the melt
Growth can be controlled by cooling
Can add dopants
• Mainly use for compound semiconductors
10/21/10 18/45
Epitaxial methods (con’t)
• Solid-phase Epitaxy
Done by first depositing a film of amorphous material on a
crystalline material
Heated to crystallize the film
Single crystal substrate serves as a template for crystal growth
• Not very widely used
• Annealing step used to recrystallize Silicon layers
amorphized during ion implantation is considered a type
of SPE
10/21/10 19/45
Molecular Beam Epitaxy
• MBE very common at UCSB (Herb Krommer, Art
Gossard)
• A source material is heated to produce an evaporated
beam of particles – these particles travel through a very
high vauum to the substrate, where they condense
• High quality, low throughput
• Grows selectively on exposed
Monocystalline surfaces
10/21/10 20/45
Electrochemical Deposition
• A plating process that uses electrical current to reduce
cations of a desired material from a solution and coat a
conductive object with a thin layer of the desired
material, such as a metal
• Electro deposition is like a galvanic cell acting in reverse
• Plating processes use the reduction of metal ions in
solution to form solid metal
Many metals – Au, Ag, Cu, Hg, Ni, Pt, Permalloy, [NiFe], etc…
• Electroplating uses electrical current to drive reduction
• Electroless plating uses reducing agents to drive metal
deposition
10/21/10 21/45
Electroplating: basics
• Pass a current through an aqueous metal solution
Anode is made of the metal that you want to deposit
Cathode is the conductive seed material on your wafer
Positive metal ions travel to the negatively charged cathode on
your wafer and deposit there
• Preparing your wafer
If you want to plate metal in some places and not in others, you
will need a patterned metal seed layer (and typically a “sticky”
metal adhesion layer under that)
For very short features, just plate onto the seed layer
For taller features, need to plate into a mold
Molds can be photoresist, silicon, SU-8, et.. Depending on the
needs of your device
10/21/10 22/45
Electroplating
• Pulsing the electroplating current allows to replenish
reactants (stress control, control over morphology, etc…
possible)
• Under diffusion-limited conditions, amorphous metal
layers can be plated (very high surfaces, e.g. “platinum
black”
• Process parameters: overpotential, electrolyte
composition, additives, pH, stirring, temperature
• Control parameters: film structure, impurity content,
resistivity
10/21/10 23/45
Electroplating
(Some H+ reacts to form H* to combine to form H (g) but only 0 to 10% of the current is ‘spent’ on this,
2
depending on the additive. The corresponding current efficiency would be 90 to 100%
10/21/10 24/45
Electroplating Details
10/21/10 25/45
Dendritic Growth
10/21/10 26/45
Dendritic Growth
10/21/10 27/45
Dendritic Growth
10/21/10 28/45
Electroplating
10/21/10 29/45
Electroplating
10/21/10 30/45
Electroplating
10/21/10 31/45
Keyholing
10/21/10 32/45
Electroplating realities
10/21/10 33/45
Conformality and keyholes
• To lowest order, conformal films coat sidewalls and
horizontal surfaces at the same rate
• But high aspect ratio trenches are prone to keyholes
(CVD, electroplating, etc..)
10/21/10 34/45
Physical Vapor Deposition
• Remove materials from a solid source
• Transport material to substrate
• Deposit material on substrate
• Differences among PVD techniques
How material is removed from source
Directionality when it arrives at substrate
Cleanliness of deposition
• A family of quick, low temperature processes
10/21/10 35/45
Thermal Evaporation
10/21/10 36/45
E-beam Evaporation
10/21/10 41/45
Doping
• Doping is the introduction of a controlled amount of
impurities to change the conductivity type and degree of
a semiconductor
• In silicon, boron is a p-type dopant (creating holes), while
phosphorus, arsenic, and antimony are n-type dopants
(creating conduction electrons)
• Some doping incorporated in initial silicon melt
• All modern thin film doping is done with ion implantation
• Doping doesn’t add a new thin film, but it modified the
properties of a thin film at the surface of an existing
material
10/21/10 42/45
Ion Implantation
• A high-voltage accelerator is used to shoot ions at the
wafer
• The beam must be rastered and the wafer must be
rotated to achieve uniform dose
• Usually a thin protective layer, such as oxide, is used to
prevent sputtering of the surface and to reduce
channeling
• The depth of the implant dose depends on energy
• Activation anneal after implantation allows dopants to
reach proper positions in crystal
10/21/10 43/45
Effective Range
• The effective range measures the location of the peak
concentration of an implanted species
10/21/10 44/45
Masking of implants
• Control of which regions of a wafer receive the implant is
achieved with masking layers
10/21/10 45/45
Diffusion
• After implantation, ions are driven deeper into the
substrate by diffusion, a high-temperature process
• The junction depth is the point at which the implanted ion
concentration is equal (but of opposite type) to the
substrate doping
10/21/10 46/45
Etching, liftoff, and adhesion layers
10/21/10 48/45