ST1624

Capacitive Touch Screen Controller

Note: Sitronix Technology Corp. reserves
the right to change the contents in this

Datasheet document without prior notice. This is

not a final specification. Some
parameters are subject to change.
Version 1.1
2014/10/22
 ST1624

1 INTRODUCTION
The ST1624 is a mutual capacitive sensing controller for small size projected capacitive touch screen. It is a
RISC microcontroller with capacitor charge, capacitor sensing, slave I2C interface, general purpose I/O and
embedded non-volatile memory.
Internal program and cooperating digital circuit convert finger / capacitor stylus physical touching into button
pressing message or multiple coordination information for application. The maximum fingers identification
ability is up to five.
The ST1624 uses low profile QFN package and support ITO electrode on glass or film substrate. Hence, slim
and small touch panel module is realizable.
And more, low electromagnetic interference of ST1624 makes it suitable for modern touch screen application
which contain a vivid and high density display, like smart phone, portable navigation device and
touch-enabled media player, etc..

Ver 1.1 Page 2/13 2014/10/22

 ST1624

FEATURES

MCU based touch controller
Package

Operation voltage – QFN32
– VDD = 2.7V ~ 3.6V
– IOVDD = 1.6V ~ 3.6V
℃ ~ 80℃

Operation Temperature: -20℃ ℃ APPLICATIONS
℃ ~ 125℃

Storage Temperature: -40℃ ℃
Cell phones

Interface
PDAs
– I2C (slave)
Portable instruments

Sensor:
Touch screen monitors
– 15 TX, 9 RX
Electrical papers

Single finger handwriting
Gaming machines

five fingers detection and tracking
Pointing devices

Capacitive Sensor
PC peripherals
– Mutual-capacitance sensing
– Max. loading: 30 kOhm/60pF
– Report Rate : 100Hz
– Hardware noise reduction
– Waterproof circuit

Ver 1.1 Page 3/13 2014/10/22

 ST1624

2 PACKAGE INFORMATION

RX1 1 24 TX19
RX2 2 23 TX18
RX3 3 22 TX17
RX4 4 21 TX16
ST1624
RX5 5 20 TX15
RX6 6 19 TX14
RX7 7 33 GND 18 TX13
RX8 8 17 TX12

Figure 2-1 ST1624 Package Pin Configuration

Ver 1.1 Page 4/13 2014/10/22

 ST1624

Table 2-1 ST1624 Package Signal Descriptions

Pin # Pin Name I/O Description

8~1 RX8~RX1 I Receiver channel
9 VCM P Common mode voltage, connect to 1uF capacitor
24~10 TX19~TX5 O Transmitter channel
25 V18 P Digital power, connect to 1uF capacitor
26 RESET I System reset signal input, active low
INT : Indicate coordinate data ready
27 INT/P11 I/O
P11 : General purpose I/O
28 SDA I/O I2C serial data
29 SCL I/O I2C serial clock
30 IOVDD P I/O power supply, connect to 1uF capacitor
31 VDD P Power supply, connect to 1uF capacitor
32 RX0 I Receiver channel
33 GND P Ground
Note: I/O type: P=Power pin, I=Input pin, O=Output pin

Ver 1.1 Page 5/13 2014/10/22

 ST1624

3 SYSTEM MANAGEMENT
3.1 Power Down

In power down mode, all of the clocks of ST1624 are stopped. The way to exit power down mode is by a
hardware reset or I2C.

3.2 Reset

Master can reset ST1624 through RESET pin. RESET pin is low active and needs hold low for 1us to take
effect.

Figure 3-1 RESET Pin Low Pulse Width

Ver 1.1 Page 6/13 2014/10/22

 ST1624

4 DIGITAL INTERFACE

4.1 I2C Slave Interface

ST1624 equipped with I2C provides two wires, serial data (SDA) and serial clock (SCL), to carry transferring
information at up to 400 kbit/s(Fast mode). ST1624 plays the slave role in I2C transfer. Both SDA and SCL
are bidirectional lines, connected to IOVDD via pull-up resistors. All transactions begin with a START (S) and
can be terminated by a STOP (P). 7-bits address follows START to recognize device. Each bye is 8-bits
length and followed by an acknowledge bit. A HIGH to LOW transition on the SDA line while SCL is HIGH
defines a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP
condition. The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW
state of the data line can only change when the clock signal on the SCL line is LOW.

Read

Write

Figure 4-1 I2C Waveform

Ver 1.1 Page 7/13 2014/10/22

 ST1624

5 ELECTRICAL CHARACTERISTIC
5.1 Absolute Maximum Ratings

Table 5-1 Absolute Maximum Ratings

Parameter Symbol Min. Max. Unit

VDD VVDD -0.3 +6 V

IOVDD VIOVDD -0.3 +6 V
Operating Ambient Temperature TA -20 +80 °C
Storage Temperature TS -40 +125 °C

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the
device. All the ranges are stress ratings only. Functional operation of this device at these or any other
conditions above those indicated in the operational sections of this specification is not implied or intended.
Exposed to the absolute maximum rating conditions for extended periods may affect device reliability.

5.2 DC Electrical Characteristics

Table 5-2 System DC Electrical Characteristics

Condition: VDD = IOVDD = 3.3V, TA = 25°C, unless be specified individually.
Parameter Symbol Min. Typ. Max. Unit Condition

VDD VVDD 2.7 - 3.6 V

IOVDD VIOVDD 1.6 - 3.6 V
Operating Current INML - 16 24 mA 15TX, 9RX
Idle Current IIDLE - 5.9 8.9 mA 15TX, 9RX, scan rate=20Hz
Power Down Current IPD - - 20 uA
0.85*I
Input High Voltage VIH - - V IOVDD=3.3V
OVDD
0.15*I
Input Low Voltage VIL - - V IOVDD=3.3V
OVDD
Input Pull Up Resistor RPU 50 - 60 KOhm
Output Driving Current IDRV 30 - - mA VOH = IOVDD x 0.8
Output Sinking Current ISINK 80 - - mA VOL = IOVDD x 0.2
Low Voltage Reset VLVR - - 2.3 V

Ver 1.1 Page 8/13 2014/10/22

 ST1624

5.3 AC Electrical Characteristics

Figure 5-1 I2C Fast Mode Timing

Table 5-3 I2C Fast Mode Timing Characteristic

Conditions: VDD = 3.3V, GND = 0V, TA = 25°C
Symbol Parameter Rating Unit
Min. Typ. Max.
fSCL SCL clock frequency 0 - 400 kHz
tLOW Low period of the SCL clock 1.3 - - us
tHIGH High period of the SCL clock 0.6 - - us
tf Signal falling time - - 300 ns
tr Signal rising time - - 300 ns
Set up time for a repeated START
tSU_STA 0.6 - - us
condition
Hold time (repeated) START condition.
tHD_STA After this period, the first clock pulse is 0.6 - - us
generated
tSU_DAT Data set up time 100 - - ns
tHD_DAT Data hold time 0 - 0.9 us
tSU_STO Set up time for STOP condition 0.6 - - us
Bus free time between a STOP and
tBUF 1.3 - - us
START condition
Cb Capacitive load for each bus line - - 400 pF

Ver 1.1 Page 9/13 2014/10/22

 ST1624

6 APPLICATION CIRCUITS

TX5~TX19

RX0~RX8
INT/P11
RESET
IOVDD
GND
VDD

SDA
SCL
bead

Figure 6-1 ST1624 Application Circuit

Ver 1.1 Page 10/13 2014/10/22

 ST1624

7 SCHEMATIC EXAMPLE

Figure 7-1 ST1624 Schematic Example

Ver 1.1 Page 11/13 2014/10/22

 ST1624

8 PACKAGE DIMENSION

Figure 8-1 ST1624 Package Dimension

Ver 1.1 Page 12/13 2014/10/22

 ST1624

9 REVISION
REVISION DESCRIPTION PAGE DATE
1.1  Add operating/idle current data 8 2014/10/22
1.0  Add package dimension 12 2014/09/09
0.1  First release 2014/09/05

The above information is the exclusive intellectual property of Sitronix Technology Corp. and shall not be disclosed, distributed or
reproduced without permission from Sitronix. Sitronix Technology Corp. reserves the right to change this document without prior notice
and makes no warranty for any errors which may appear in this document. Sitronix products are not intended for use in life support,
critical care, medical, safety equipment, or similar applications where products failure could result in injury, or loss of life, or personal or
physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

Ver 1.1 Page 13/13 2014/10/22