Scribd
Upload
647 views

The Computer Level Hierarchy

The document discusses the hierarchy of abstraction levels in computer systems from the user level down to the digital logic level. It describes each level from 6 (user level) down to 0 (digital logic level), explaining what type of functions, instructions, and abstractions exist at each level. The levels separate programming languages, assembly, machine code, operating systems, and hardware to reduce complexity between each layer.

Uploaded by

Josh III
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
647 views

The Computer Level Hierarchy

The document discusses the hierarchy of abstraction levels in computer systems from the user level down to the digital logic level. It describes each level from 6 (user level) down to 0 (digital logic level), explaining what type of functions, instructions, and abstractions exist at each level. The levels separate programming languages, assembly, machine code, operating systems, and hardware to reduce complexity between each layer.

Uploaded by

Josh III
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

The Computer Level Hierarchy

Computer system organization can be approached in a similar manner.


Through the principle of abstraction, we can imagine the machine to be
built from a hierarchy of levels, in which each level has a specific
function and exists as a distinct hypothetical machine. We call the
hypothetical computer at each level a virtual machine. Each level's
virtual machine executes its own particular set of instructions, calling
upon machines at lower levels to carry out the tasks when necessary. By
studying computer organization, you will see the rationale behind the
hierarchy's partitioning, as well as how these layers are implemented and
interface with each other. Figure 2 shows the commonly accepted layers
representing the abstract virtual machines.
Figure 2: The Abstract Levels of Modern Computing Systems

Level 6, the User Level, is composed of applications and is the level


with which everyone is most familiar. At this level, we run programs
such as word processors, graphics packages, or games. The lower levels
are nearly invisible from the User Level.

Level 5, the High-Level Language Level, consists of languages such as


C, C++, FORTRAN, Lisp, Pascal, and Prolog. These languages must be
translated (using either a compiler or an interpreter) to a language the
machine can understand. Compiled languages are translated into
assembly language and then assembled into machine code. (They are
translated to the next lower level.) The user at this level sees very little
of the lower levels. Even though a programmer must know about data
types and the instructions available for those types, she need not know
about how those types are actually implemented.

Level 4, the Assembly Language Level, encompasses some type of


assembly language. As previously mentioned, compiled higher-level
languages are first translated to assembly, which is then directly
translated to machine language. This is a one-to-one translation,
meaning that one assembly language instruction is translated to exactly
one machine language instruction. By having separate levels, we reduce
the semantic gap between a high-level language, such as C++, and the
actual machine language (which consists of 0s and 1s).
Level 3, the System Software Level, deals with operating system
instructions. This level is responsible for multiprogramming, protecting
memory, synchronizing processes, and various other important
functions. Often, instructions translated from assembly language to
machine language are passed through this level unmodified.

Level 2, the Instruction Set Architecture (ISA), or Machine Level,


consists of the machine language recognized by the particular
architecture of the computer system. Programs written in a computer's
true machine language on a hardwired computer can be executed
directly by the electronic circuits without any interpreters, translators, or
compilers.

Level 1, the Control Level, is where a control unit makes sure that
instructions are decoded and executed properly and that data is moved
where and when it should be. The control unit interprets the machine
instructions passed to it, one at a time, from the level above, causing the
required actions to take place.

Control units can be designed in one of two ways: They can


be hardwired or they can be microprogrammed. In hardwired control
units, control signals emanate from blocks of digital logic components.
These signals direct all of the data and instruction traffic to appropriate
parts of the system. Hardwired control units are typically very fast
because they are actually physical components. However, once
implemented, they are very difficult to modify for the same reason.

The other option for control is to implement instructions using a


microprogram. A microprogram is a program written in a low-level
language that is implemented directly by the hardware. Machine
instructions produced in Level 2 are fed into this microprogram, which
then interprets the instructions by activating hardware suited to execute
the original instruction. One machine-level instruction is often translated
into several microcode instructions. This is not the one-to-one
correlation that exists between assembly language and machine
language. Microprograms are popular because they can be modified
relatively easily. The disadvantage of microprogramming is, of course,
that the additional layer of translation typically results in slower
instruction execution.

Level 0, the Digital Logic Level, is where we find the physical


components of the computer system: the gates and wires. These are the
fundamental building blocks, the implementations of the mathematical
logic that are common to all computer systems.
x86 Architecture Details

Modes of Operation
x86 processors have three primary modes of operation: protected mode,
real-address mode, and system management mode. A sub-mode, named
virtual-8086, is a special case of protected mode. Here are short
descriptions of each:

Protected Mode

Protected mode is the native state of the processor, in which all


instructions and features are available. Programs are given separate
memory areas named segments, and the processor prevents programs
from referencing memory outside their assigned segments.

Virtual-8086 Mode While in protected mode, the processor can directly


execute real-address mode software such as MS-DOS programs in a safe
multitasking environment. In other words, if an MS-DOS program
crashes or attempts to write data into the system memory area, it will not
affect other programs running at the same time. Windows XP can
execute multiple separate virtual-8086 sessions at the same time.
Real-Address Mode

Real-address mode implements the programming environment of the


Intel 8086 processor with a few extra features, such as the ability to
switch into other modes.

This mode is available in Windows 98, and can be used to run an MS-
DOS program that requires direct access to system memory and
hardware devices. Programs running in real-address mode can cause the
operating system to crash (stop responding to commands).
System Management Mode

System Management mode (SMM) provides an operating system with a


mechanism for implementing functions such as power management and
system security. These functions are usually implemented by computer
manufacturers who customize the processor for a particular system
setup.

Address Space

In 32-bit protected mode, a task or program can address a linear address


space of up to 4 GBytes. Beginning with the P6 processor, a technique
called Extended Physical Addressing allows a total of 64 GBytes of
physical memory to be addressed. Real-address mode programs, on the
other hand, can only address a range of 1 MByte. If the processor is in
protected mode and running multiple programs in virtual-8086 mode,
each program has its own 1-MByte memory area.

Basic Program Execution Registers


Registers are high-speed storage locations directly inside the CPU,
designed to be accessed at much higher speed than conventional
memory. When a processing loop is optimized for speed, for example,
loop counters are held in registers rather than variables. Figure 3 shows
the basic program execution registers. There are eight general-purpose
registers, six segment registers, a processor status flags register
(EFLAGS), and an instruction pointer (EIP).

You might also like