Drive of 8-Digit 7-Segment Display
Drive of 8-Digit 7-Segment Display
↘
58 offline supply drives lEds
Digital-I/O-multiplexing tech- programmable device with LED-driving
niques, such as “Charlieplexing” capabilities, such as small PIC (www. 59 light an lEd
or “Gugaplexing,” let an eight-digit, microchip.com) or Atmel (www.atmel. without wasting energy
seven-segment LED display connect to com) microcontrollers. ▶to see all of EDN’s design
nine I/O pins of a microcontroller (ref- In Figure 1, R8 is a segment cur- ideas, visit www.edn.com/
erences 1 and 2). These methods use rent-limiting network resistor for the designideas.
lower-duty-cycle timing, which requires IC1 common-anode LED display and
a driver between the microcontroller’s the IC 2 common-cathode LED dis-
I/O lines and the display to achieve play. Any combination of standard “Ghosting,” or faint illumination, is the
good visibility. The circuit in Figure 1 and superbright displays for this IC1/ partial illumination of the segments,
uses an 8+N/2 I/O bus for interfacing an IC2 pair is acceptable with proper duty- which should be in an off state, as a
N-digit display and as many as eight cycle timing adjustment in firmware. result of switching glitches or unsuitable
buttons on the same bus. This method The R7 network and D1 to D8 switch- voltage levels on the driving pins when
needs no driver. You can apply it to any ing diodes act as antighosting devices. those pins are in a high-impedance
AK4
AK3
AK2
AK1
D2 D4 D6 D8
D1 D3 D5 D7 1N4148
16 15 14 13 12 11 10 9
R7
330 A1 A2 A3 A4 K1 K2 K3 K4
1 2 3 4 5 6 7 8
A 1 16 A A IC2 CC56-12SRWA
B 2 15 B IC1 CA56-12HWA B
C 3 14 C C
D 4 13 D D
E 5 12 E E
F 6 11 F F
1 2 3 4 5 6 7 8
G 7 10 G G
DP 8 9 DP DP
R8
220 R3 S3 1
A 2
5V
R2 S 1 2 R4
B 2
4.7k
R1 S1 1 2
C
180
R5
10k Q1
NPN
R6
3.9k
Figure 1 Common-anode and common-cathode lEd displays and buttons can connect to the same bus.
segment begins to light up. For a super- segment of IC1’s or IC2’s digit group. R1, high duty cycle,” EDN, June 25, 2009,
bright display, IGHOST should be approxi- R2, and R3 limit the current through IC1 pg 44, http://bit.ly/ehxi3w.
mately 70 μA. The IGHOST current cre- segments below IGHOST when Q1 is on 2 Gupta, Saurabh, and Dhananjay V
ates an unwanted voltage drop on the and AK1 is at an output-high level. R4, Gadre, “Multiplexing technique yields a
segment LED, VGHOST: VGHOST=1.54V R5, and R6 polarize Q1; R6 keeps Q1 off reduced-pin-count LED display,” EDN,
and VSAFE≤kVGHOST, where k, a factor even when AK1 is in a high-impedance Oct 16, 2008, pg 58, http://bit.ly/
of confidence, ranges from 0.5 to 0.7, state; and R4 limits the Q1 collector cur- fJhrE8.