AN4718

Application note
How to design a VBAT system based on
STM32L0/L1 series (with external components)

Introduction
This document describes how to design applications powered by interruptible power supply,
which have to retain the content of the backup registers and to keep running RTC, when
VDD is turned off or unplugged. The device needs to be connected to an external backup
voltage supplied by a battery or by another power source: this mode is called VBAT.
The battery powered application with single power supply, which is powering the device
during the whole application life time, can take a benefit from the low-power modes of the
devices, such as STOP or STANDBY. This allows to retain the content of the backup
registers and RTC information, while suspending the non-active part of the device without
any additional component needed.
In applications requiring RTC, while VDD is turned off or unplugged, products, belonging to
STM32L0 and STM32L1 series, need external components configurations, while the VBAT
mode is self-managed by products belonging to STM32L4 series.
Use cases provided:
 Simple diagram to allow backup domain with minimum external component: diagram
allowing longer battery lifetime
 Diagram for applications implementing USB
 Diagram for IoT or mobile application using only coin cells
 Low power diagram for IoT
Different possibilities are proposed, showing the trade-off between lifetime and cost.

October 2015 DocID027983 Rev 1 1/17

www.st.com 1
Content AN4718

Content

1 Case 1: supply MCU from main supply and battery or supercapacitor

backup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

2 Case 1b: supply from main supply and battery or supercapacitor

backup wake up pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

3 Case 2: coin cell as main supply and supercapacitor backup. 

No USB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

4 Case 2b: coin cell as main supply and supercapacitor as backup. No

USB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

5 Case 3: coin cell, supercapacitor backup and USB . . . . . . . . . . . . . . . 10

6 Case 4: two coin-cells and internal PVD . . . . . . . . . . . . . . . . . . . . . . . . 11

7 Case 4b: two coin-cells and internal PVD . . . . . . . . . . . . . . . . . . . . . . . 12

8 Case 5: two coin-cells and external PVD . . . . . . . . . . . . . . . . . . . . . . . 13

9 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

10 Acronyms used . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

11 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

2/17 DocID027983 Rev 1

AN4718 List of figures

List of figures

Figure 1. Supply from main + supercapacitor or battery backup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Figure 2. Supply from main + battery backup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Figure 3. Coin cell and supercapacitor backup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 4. Coin cell and supercapacitor backup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Figure 5. Coin cell and supercapacitor charger through USB bus . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 6. Two coin cells and internal PVD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 7. Two coin cells and internal PVD (smaller BOM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 8. Two coin cells with external PVD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

DocID027983 Rev 1 3/17

3
Case 1: supply MCU from main supply and battery or supercapacitor backup AN4718

1 Case 1: supply MCU from main supply and battery or

supercapacitor backup

On application like metering for example, if main supply disappears, STM32L0/STM32L1

products should be able to keep RTC informations till next supply availability.
When main supply disappears, current will flow from supercapacitor through diode to 
VDD /VDDA of STM32L0/STM32L1 MCU supply pins, to keep minimum RTC domain voltage.
Detection of main removal can be done either using STM32L0/STM32L1 MCU internal PVD
or through GPIO threshold detection. When main supply is turned ON, current will then flow
directly to VDD/VDDA supply pins and will charge supercapacitor through resistor.
The requirements for this application are:
 VMAIN > VBACKUP - 0.3 V
 VMAIN needs to be at high impedance in OFF state

Figure 1. Supply from main + supercapacitor or battery backup

0DLQGHWHFWLRQRSWLRQDO

0DLQVXSSO\
9''9''$

670/
9%$&.83 670/

%$5
6FKRWWN\WRDYRLG
EDFNZDUGFXUUHQW

9&RLQFHOO VXSHUFDSDFLWRU

06Y9

The detection of the main supply low voltage is done by STM32L0/STM32L1 MCU,
integrated Programmable Voltage Detector (PVD) only during RUN mode (not needed in
STOP, where the device consumption is extremely low).
As an example, for a 3.3 V supply, PVD threshold can be set to 3.05 V or 2.85 V.
The main recovery detection is checked by activating PVD during periodic wake-up; if VDD
is below PVD threshold, STM32L0/STM32L1 MCU goes back to STOP mode.

Warning: The more often the main supply detection is checked, the
faster the supercapacitor voltage will drop.

4/17 DocID027983 Rev 1

AN4718 Case 1b: supply from main supply and battery or supercapacitor backup wake up pin

2 Case 1b: supply from main supply and battery or

supercapacitor backup wake up pin

In this use case, the main supply detection is done through the wakeup pin: PVD polling is
then no more necessary: this will improve the supercapacitor lifetime, comparing to what is
described inside the Section 1.

Figure 2. Supply from main + battery backup

6763)/
2WKHU,&V

3026
0DLQ6XSSO\
9 9''9''$

9VV
670/
670/

' ,2
µ¶VWRSPRGH
' µ¶UXQPRGH
9%$&.83

%$5$6 :DNHXS
VXSHUFDS GLRGHVLQ627/

06Y9

The schottky diodes implemented in this schematic (see Figure 2), allow to charge the
supercapacitor and to avoid reverse current to main supply source.
When main supply disappears, thanks to the detection with GPIO threshold programmable
on wake-up (EXTI lines), STM32L0/STM32L1 MCU will drive PMOS gate to '1', so that
current will flow from the supercapacitor through the diode D2 to VDD /VDDA of the
STM32L0/STM32L1 MCU supply pins, to keep minimum RTC domain voltage.
When main supply is turned on, wake-up GPIO threshold is reached, so that I/O drives then
low level and current will flow to VDD/VDDA supply pins through PMOS.
VDD/VDDA can also be switched to VBACKUP when STM32L0/STM32L1 MCU goes into
STOP mode, to allow user to remove main supply in very safe way.
Supercapacitor is charged as soon as main supply is high enough versus resistor and diode
D1 drops.

DocID027983 Rev 1 5/17

16
Case 2: coin cell as main supply and supercapacitor backup. No USB AN4718

3 Case 2: coin cell as main supply and supercapacitor

backup. 
No USB

This use case shows how, with few components, the user can exchange the coin cell,
keeping some informations like RTC in STM32L0/STM32L1 MCU.

Figure 3. Coin cell and supercapacitor backup

'

9''9''$
9&RLQFHOO
5
%$5
6FKRWWN\WRDYRLGEDFNZDUGFXUUHQW 670/
670/
%$5 ' 9VV
6FKRWWN\WRDYRLGEDFZDUGFXUUHQW

'

%$5
6FKRWWN\WRDYRLGEDFNZDUGFXUUHQW

VXSHUFDSDFLWRU

06Y9

The Figure 3 shows:

 Coin cell removal detection is done with PVD during RUN mode (no need in STOP
mode, where consumption is extremely low).
 Additional consumption is 3µA during RUN mode only.
 Battery re-insertion detection is done during periodic wake-up: VDD must be above
PVD threshold. If not, MCU goes back to STOP mode.

Warning: The more often the battery re-insertion is checked, the faster
the supercapacitor voltage will drop.

Coin cell removal is detected by STM32L0/STMM32L1 PVD in RUN mode. As soon as

voltage drops, STM32L0/STM32L1 MCU is put in STOP mode.
When coin cell is removed or dead, current will flow from supercapacitor through diode D2
to VDD/VDDA of the STM32L0/STM32L1 MCU supply pins, to keep minimum RTC domain
voltage.

6/17 DocID027983 Rev 1

AN4718 Case 2: coin cell as main supply and supercapacitor backup. No USB

When coin cell is plugged back, current will flow to VDD/VDDA supply pins through diode D3.
Coin cell re-insertion is detected through periodic wake up from the MCU.
Supercapacitor is charged as soon as coin cell voltage is high enough versus resistor and
diode D1 drops.
All diodes are mandatory to avoid any unwanted supercapacitor discharge.

DocID027983 Rev 1 7/17

16
Case 2b: coin cell as main supply and supercapacitor as backup. No USB AN4718

4 Case 2b: coin cell as main supply and supercapacitor

as backup. No USB

The purpose of the Figure 4: Coin cell and supercapacitor backup is to show that using a
push button to switch back the application on main supply, the lifetime of the application is
significantly improved.

Figure 4. Coin cell and supercapacitor backup

%DWWHU\LQVHUWLRQ
GHWHFWLRQ
6763)962
:DNHXS

3026 3026
0DLQVXSSO\ 9GG9GGD

9&RLQFHOO
9VV
670/
670/
' $ODUPRXW
µ¶VWRSPRGH
' µ¶UXQPRGH
9%$&.83
:DNHXS

%$5$6
VXSHUFDSDFLWRU GLRGHVLQ627/

06Y9

When the battery insertion is detected and when the MCU enters in STOP/STANDBY mode,
the main supply is disconnected and VDD uses the backup supply (capacitor or
supercapacitor charged through a resistor).
In this use case there is no need to monitor VDD in STOP/STANDBY mode: if coin cell is
removed, the MCU is already in low power mode under Vbackup.
The Figure 4 shows:
 Schottky diode to avoid reverse current (diode on VDD path could eventually be
replaced by a MOS)
 PVD (for instance at 2V) is ON only in RUN mode, to detect battery disconnection and
enter low power mode
 RTC ALARM OUT output can be used to turn-on automatically the MOSFET when
exiting from low-power mode
Alarm out is a standard GPIO by default and needs to be configured as falling edge trigger.
First power up is guaranteed when coin cell is present and user has pressed the button:
current will flow from coin cell to VDD/VDDA through PMOS. STM32L0/STM32L1 MCU will
start and the GPIO used for alarm out, will be configured as push pull drive low.
When coin cell is removed or dead, thanks to the detection with GPIO threshold
programmable on Wake-up1 (EXTI lines), STM32L0/STM32L1 MCU will drive PMOS gates

8/17 DocID027983 Rev 1

AN4718 Case 2b: coin cell as main supply and supercapacitor as backup. No USB

to '1' with alarm_out (GPIO pin set as falling edge trigger event) so that current will flow from
supercapacitor through diode D2 to VDD /VDDA of the STM32L0/STM32L1 MCU supply pins
to keep minimum RTC domain voltage.
When coin cell is replaced, Wake-Up1 GPIO threshold is reached so that alarm out drives
then '0' level and current will flow to VDD/VDDA supply pins through PMOS.
This schematic showed in Figure 4 allows user to change coin cell in very safe way before
restarting.
Supercapacitor is charged as soon as main supply is high enough versus resistor and diode
D1 drops.
Other wake-up events can also turn-on the MOS like the user button.
If VDD decoupling capacitor is big enough, this can be avoided: in this case, wake-up energy
is coming from this capacitor and the supercapacitor, till the software enables again the
MOS via an I/O.

DocID027983 Rev 1 9/17

16
Case 3: coin cell, supercapacitor backup and USB AN4718

5 Case 3: coin cell, supercapacitor backup and USB

When the embedded USB FS controller is used, the LDO implemented on the board can
also be used to supply the application, when the USB cable is plugged (See Figure 5).

Figure 5. Coin cell and supercapacitor charger through USB bus

9%86IURPFDEOH9 /'2 Y

6763)/ 39'21FRQWLQXRXVO\

3026 3026
0DLQVXSSO\
9''9''$
9&RLQFHOO

966
670/
' 670/
%DFNXSVXSSO\ ' $ODUPRXW

%$5$6
VXSHUFDSDFLWRU GLRGHVLQ627/

06Y9

To improve lifetime in USB application, STM32L0/STM32L1 MCU current is sunk from VBUS
when it is available.
When LDO 3.3V used for USB purpose, will be turned ON, it will turn off PMOS gates, so
that VDD/VDDA current comes from LDO.
Coin cell removal is detected by STM32L0/STMM32L1 PVD in RUN mode. As soon as
voltage drops, STM32L0/STM32L1 MCU is put in STOP mode and it drives alarm out GPIO
to high level. Current will flow from supercapacitor through diode D2 to VDD /VDDA of the
STM32L0/STM32L1 MCU supply pins to keep minimum RTC domain voltage.
When coin cell is plugged back, current will flow to VDD /VDDA supply pins through PMOS.
Supercapacitor is charged by coin cell as soon as coin cell voltage is high enough versus
resistor and diode D1 drops.
All diodes are mandatory to avoid any unwanted supercapacitor discharge.

10/17 DocID027983 Rev 1

AN4718 Case 4: two coin-cells and internal PVD

6 Case 4: two coin-cells and internal PVD

The Figure 6 shows that in an application using two coin cells, this application should be
able to switch from one to the other.

Figure 6. Two coin cells and internal PVD

6763)/ 39'21FRQWLQXRXVO\

3026 3026
0DLQVXSSO\
9''9''$
9&RLQFHOO
3 3
966
670/
670/
3026 3026
%DFNXSVXSSO\ 0DLQFRPPDQG

9&RLQFHOO
3 3
%DFNXSFRPPDQG

06Y9

If a voltage drop is detected by the STM32L0/STM32L1 MCU internal PVD, the MCU
switches from main to backup supply.
This application works in both cases: V1<V2 or V1>V2.

Warning: Internal PVD needs to be ON continuously.

Coin cell1 removal is detected by STM32L0/STMM32L1 PVD. When removal is detected,

main command (GPIO) drives P1 and P2 gates to high level.
When coin cell1 is removed or dead, current will flow from coin cell2 through PMOS P3 and
P4 to VDD/VDDA of the STM32L0/STM32L1 MCU supply pins.
P3 and P4 gates are driven low by backup command GPIO pin.

DocID027983 Rev 1 11/17

16
Case 4b: two coin-cells and internal PVD AN4718

7 Case 4b: two coin-cells and internal PVD

Figure 7 shows a schematic with a reduced number of components, when application needs
to switch from one coin cell to another one, keeping voltage on VDD ball for its retention.

Figure 7. Two coin cells and internal PVD (smaller BOM)

%LDVLQJVFKRWWN\GLRGHV

39'21FRQWLQXRXVO\

0DLQVXSSO\ 0,&
9''9''$
9&RLQFHOO

9VV
670/
670/
%DFNXSVXSSO\ 0DLQFRPPDQG

9&RLQFHOO

%DFNXSFRPPDQG

06Y9

The internal PVD of the STM32L0/STM32L1 MCU needs to be ON continuously, as in the

previous use case 4 (see Section 6: Case 4: two coin-cells and internal PVD).
The above schematic allows lower number of MOSFET but requires four terminals MOS.
Basically, the behavior of the schematic is similar to Figure 6: Two coin cells and internal
PVD. Only the BOM is changed.

12/17 DocID027983 Rev 1

AN4718 Case 5: two coin-cells and external PVD

8 Case 5: two coin-cells and external PVD

In some application, user may decide to use an external voltage detector. An external
component can be then used to detect low voltage and switch from one coin cell to the
second one (see Figure 8).

Figure 8. Two coin cells with external PVD

3026 3026 6763)/

9&RLQFHOO 0DLQVXSSO\
9''9''$

3 3
9VV

3026 3026
%DFNXSVXSSO\ 0DLQFRPPDQG
670/
9&RLQFHOO 670/
3 3
%DFNXSFRPPDQG

6701 6XVSHQG
2SHQ'UDLQRXWSXW

06Y9

The above schematics shows the use of an external low voltage detector like STM1061N.
Consumption is about 1 uA. Around 2 uA are saved compare to use an internal PVD.
When coin cell1 is present, current is flowing from coin cell1 to VDD/VDDA through PMOS P1
and P2. After power up, main command drives low level, whereas backup command drives
high level.
Coin cell1 removal is detected by STM1061N.
When removal is detected, STM1061N drives low level suspend (GPIO pin), so that
STM32L0/STM32L1 MCU drives with main command gates P1/P2 to high level and with
backup command P3/P4 to low level.
Current is then flowing from coin cell2 through P3/P4 to VDD/VDDA.

DocID027983 Rev 1 13/17

16
Conclusion AN4718

9 Conclusion

In this application note the schematics of the main applications using STM32L0/STM32L1
MCUs, and requiring RTC sustained (i.e. VBAT mode) are proposed.
Selection between different proposals will be mainly done depending on the Bill of Material
cost and system lifetime.

14/17 DocID027983 Rev 1

AN4718 Acronyms used

10 Acronyms used

USB Universal Serial Bus

MCU Microcontroller Unit
PVD Power Voltage Detection
BOM Bill of Material

DocID027983 Rev 1 15/17

16
Revision history AN4718

11 Revision history

Table 1. Document revision history

Date Revision Changes

06-Oct-2015 1 Initial release

16/17 DocID027983 Rev 1

AN4718

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

DocID027983 Rev 1 17/17

17