Memory Hamacher
Memory Hamacher
k
n-bit data bus Up to 2 addressable
MDR locations
From Figure 5.2 Page 296 of “Computer Organization”, Carl Hamacher, 5th edition, McGraw Hill pub.
Memory modules generic BHARGAV GORAIDYA 4
Organization of a 1Kx1 memory chip
From Figure 5.3 Page 297 of “Computer Organization”, Carl Hamacher, 5th edition, McGraw Hill pub.
PROM DRAM
EPROM Asynchronous
DRAM
EEPROM
FPM DRAM
Flash memory
Synchronous
SDRAM
DDR SDRAM
RDRAM
From Figure 11-12 Page 298 of “Microprocessors: principles and applications”, Charles M.Gilmore, McGraw Hill pub.
Memory modules generic BHARGAV GORAIDYA 8
A simple 4-word ROM using MOS
From Figure 11-13 Page 299 of “Microprocessors: principles and applications”, Charles M.Gilmore, McGraw Hill pub.
Memory modules generic BHARGAV GORAIDYA 9
EEPROM
Electrically Erasable PROM
Erased by UV light
Example EPROM chips
27C64 : 8KB
27C128 : 16KB
27C256 : 32KB
27C512 : 64KB
From Figure 11-15, Page 301 of “Microprocessor : Principle and Application”, Charles M. Gilmore, McGraw Hill pub.
word line
word line
bit line
From Figure 11-7, Page 291 of “Microprocessor : Principle and Application”, Charles M. Gilmore, McGraw Hill pub.
2Kx8 8Kx8
From Figure 11-5, Page 289 of “Microprocessor : Principle and Application”, Charles M. Gilmore, McGraw Hill pub.
From Figure 11-6, Page 290 of “Microprocessor : Principle and Application”, Charles M. Gilmore, McGraw Hill pub.
FROM http://www.buycomputermemory.com/computer-memory-types-and-memory-technology.html
Memory modules generic BHARGAV GORAIDYA 22
Internal organization of a 2Mx8 DRAM
From Figure 5.7 Page 300 of “Computer Organization”, Carl Hamacher, 5th edition, McGraw Hill pub.
Memory modules generic BHARGAV GORAIDYA 23
SDRAM
Synchronous DRAM
From Figure 5.8 Page 302 of “Computer Organization”, Carl Hamacher, 5th edition, McGraw Hill pub.
Memory modules generic BHARGAV GORAIDYA 25
Burst read of length 4 in an SDRAM
Row Col
D0
From Figure 5.9 Page 303 of “Computer Organization”, Carl Hamacher, 5th edition, McGraw Hill pub.
Memory modules generic BHARGAV GORAIDYA 26
The use of Memory controller
Row/Column
Address address
RAS
R/W
CAS
Memory
Request Controller R/W
Processor Clock
CS Memory
Clock
data
From http://www.via.com.tw/en/p4-series/pt800.jsp
From http://www.via.com.tw/en/p4-series/pt880.jsp
Cache L1
Cache L2
Main
memory
secondary
storage
memory