c01024 cc02 Report Lab 6 Group 2
c01024 cc02 Report Lab 6 Group 2
Members of group:
1. Đỗ Đình Thạch-2213172
2. Đỗ Duy Cương-2210413
3. Lê Lộc Quốc Thịnh-2213278
2.3.1 Design, simulate, and implement a MOD-4 Synchronous Down
Counter using D Flipflops
• Assemble (DS
Kits with two D
Flip-Flops and
one XNOR gate):
2.3.2 Design, simulate and implement an 8-to-1 Multiplexer using IC
74151
The design steps are somewhat similar for both synchronous counter and asynchronous
counter but differ slightly. Follow the below-given steps to design the synchronous
counter.
1. Find the number of flip flops using 2n ≥ N, where N is the number of states and n
is the number of flip flops.
2. Choose the type of flip flop.
3. Draw the state diagram of the counter.
4. Draw the excitation table of the selected flip flop and determine the excitation
table for the counter.
5. Use K-map to derive the flip flop input functions.