This article has been accepted for publication in a future issue of this journal, but has not been

fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

An Efficiency-Improved Single-Phase PFC Rectifier

With Active Power Decoupling
Yujiao Cui, Hua Han, Yonglu Liu, Member, IEEE, Guo Xu, Member, IEEE, Mei Su, Member, IEEE,
and Shiming Xie.

Abstract- Active power decoupling (APD) technology is an increased to 1.3 times the original [8]. These basic cells are
effective solution to store the double-line frequency ripple power easy to control because they work independently with the
in the single-phase system and remove the bulky aluminum original circuit [9]-[11]. However, the extra power losses are
electrolytic capacitors (Al E-caps). However, APD introduces inevitably introduced due to the fact that additional active and
power loss because of adding extra switches operating at high
frequency, which hurts the system efficiency inevitably.
passive components are added. According to the normalized
Addressing this issue, this paper proposes an improved boost comparison results in [6], the efficiency penalty of the
power factor correction (PFC) rectifier with a buck-type APD independent basic APD cells is 3%. This hinders the course of
cell. An auxiliary circuit, composed of a resonant inductor and a industrialization.
diode, is added. With the developed modulation strategy, zero For reducing the power loss, some methods [12], [13] are
voltage switching (ZVS) of the switches both in the PFC and APD proposed to decrease the conduction loss of power devices and
circuits is achieved, which improves the system efficiency the inductor loss in basic APD cells. They are achieved by
significantly. This paper firstly describes operating modes and reducing the decoupling voltage. Based on this idea, a duty
then analyzes the soft-switching condition of each switch. Finally, ratio injection controller is proposed in [12] to generate a feed-
a 300 W prototype is built and the experimental result shows that
the efficiency is increased by 4%.1
forward to regulate the original duty ratio, then the efficiency
Index Terms- Active power decoupling, Power factor is increased by 1%. In [13], an adaptive voltage control
correction, Single-phase AC/DC converter, Zero voltage method is proposed to be applied for the boost-type APD cell.
switching. The minimum decoupling capacitor voltage is controlled to be
constant to reduce the voltage stress. Another way to reduce
I. INTRODUCTION power loss is to lessen the switching loss, by achieving soft
switching. In [14], a variable frequency control applying for
S INGLE-phase power factor correction (PFC) rectifiers
have been widely used in low and medium-power
applications [1]. Among them, the boost PFC converter is a
buck-type APD cell is proposed to make the current ripple of
the inductor large enough to fully discharge the junction
capacitance. Hence, zero voltage switching (ZVS) is achieved.
popular choice because of the simple circuit structure and The drawbacks are the complex control and filter design. To
effective shaping-current ability [2]. However, to store the avoid this, an active-filter controller is proposed in [15]. The
inherent double-line frequency ripple power, aluminum inductor current is controlled as a triangular shape, and the
electrolytic capacitors (Al E-caps) are needed [3]. They switches achieve ZVS at the peak and valley of the current. In
increase the volume and degrade the reliability of the system addition to modifying the control, soft switching can be
[4], which is not expected. achieved by adding auxiliary circuits. In [16], the active clamp
Active power decoupling (APD) is confirmed to be an circuit is used in the parallel PFC flyback converter, to achieve
effective method to cope with the double-line frequency ripple ZVS of the main switch and the auxiliary switch. Due to the
power and remove the Al E-caps from the system [5], [6]. In regulation of the output voltage by the clamp capacitor, the
[7], basic decoupling cells, like buck-type circuit, boost-type conduction loss will be reduced. Another method to reduce the
circuit, and buck-boost-type circuit, are introduced. They can conduction loss of the parallel PFC flyback converter is using
be connected into the single-phase AC/DC converters in series parallel-connected flyback converters [17]. But the negative
or parallel. And the power density of the converters will be impact of double-line frequency ripple power is not
considered. In [18], an APD auxiliary circuit (composed of
Manuscript received November 5, 2021; revised January 30, 2022; four switches and one capacitor) is proposed to connect to a
accepted March 3, 2022. This work was supported in part by the National single-phase flyback converter proposed in [19]. The auxiliary
Natural Science Foundation of China under Grant 61903381, in part by the capacitor is small enough to resonant with the parasitic
National Natural Science Foundation of China under Grant 52177205, and
inductor on the circuit. Each switch state of the auxiliary
Changsha City Science and Technology Plan Project under Grant kq2009007.
(Corresponding author: Yonglu Liu.) circuit is changed when the resonant current is zero. Therefore,
Y. Cui, H. Han, Y. Liu, G. Xu, M. Su, and S. Xie are with the School of zero current switching (ZCS) is achieved and the switching
Automation, Central South University and with Hunan Provincial Key loss reduces. In [20] and [21], the energy stored in the switch
Laboratory of Power Electronics Equipment and Gird, Changsha 410083,
junction capacitor is transferred into the added auxiliary
China. (email: [email protected]; [email protected];
[email protected]; [email protected]; [email protected]; circuit, which is in series with the DC-link. Then all switches
[email protected]). in the inverter and buck-type APD cell realize ZVS. However,

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

this is accomplished at cost of increasing the voltage stresses A. Operating Region A (id>0)
of all switches by 10%. In this region id>0, S1 and S2 can achieve ZVS turn-on. Fig.
This paper presents a single-phase PFC rectifier with APD 3(a) shows the theoretical waveforms of the proposed circuit
and ZVS (shown in Fig. 1). By adding a resonant inductor and in region A. vgs1, vgs2, and vgs3 are the gate-source voltage of
a diode to the PFC rectifier with the buck-type APD cell, S1 the main switches. vD is the voltage across the diode D. ta1, ta2,
and S2 realize ZVS operation, S3 realizes ZVS turn-on in half and tb are the key periods to achieve ZVS. Iamax is the
of the grid period and the diodes D and Da realize ZCS turn- maximum value of ia. Fig. 4 shows the equivalent circuit of
off. Consequently, the system efficiency is improved each operation mode.
significantly without increasing the complexity of circuit Interval a1 [t0, t1]: S2 and D are turned on. vds1 and vds3
structure and control. The remainder of this paper is organized equal to Vdc. Da is reverse biased. ir and id decrease linearly. id
as follows: Section Ⅱ introduces the proposed rectifier and flows from the source to drain in S2. ir and id are expressed as
describes its operation modes. Section Ⅲ analyzes the ZVS
conditions. Section IV introduces design considerations. (1)
Section V analyzes the power loss and provides a comparison
result. Section VI depicts the controller design, and the
(2)
experimental results are presented in Section VII. Finally, the
conclusion is proposed in section VIII. This stage ends when S2 is turned off.
Boost PFC Buck-type APD

L ir D idc vgs1 vgs1

C2 ta1 ta1
CD S2
ig vds2 vgs2 vgs2
tb ta2 tb ta2
Auxiliary branch id Cdc
vgs3 vgs3
vr Ld vdc vD vD
ia La Da R
C1 C3
S1 S3 Cd
vds1 vd
vds3 ir
ir
id
id
Fig. 1. Proposed single-phase PFC converter with active power decoupling I a max I a max
ia = ir ia = ir
and ZVS. ia ia

II. PROPOSED CIRCUIT AND OPERATION STATES

In the proposed rectifier, the boost PFC circuit consists of
an inductor L, a diode D, and an active switch S1, the buck-
type APD cell is composed of two active switches S2 and S3,
an inductor Ld, and a capacitor Cd, and the auxiliary circuit
includes an inductor La and a diode Da. The auxiliary circuit vD vD
mainly operates in the intervals before the three main switches
t0 t1 t2 t3 t4 t5 t6 t7 t0 t1 tx t2 t3 t4 t5 t6 t7
are turned on, resonates with the junction capacitors of the
(a) (b)
main switches, and makes the drain-source voltages equal to Fig. 3. The theoretical waveforms of the proposed circuit in region A and B.
zero. Hence, the main switches S1, S2, and S3 can achieve ZVS (a) Region A, (b) Region B.
turn-on, and the diodes D and Da can achieve ZCS turn-off.
Assume that all components are ideal, and voltages vr and vd Interval a2 [t1, t2]: S2 is turned off. vds1 keeps to Vdc. Since
are constant during each switching period. To introduce the id>0, vds2 is discharged to zero rapidly, and then the body
working process, the operating mode of the proposed circuit diode of S2 is turned-on, vds3 is clamped at the output voltage
over one complete switching period is explained in the Vdc. This stage ends when S3 is turned on.
following. Since the ZVS conditions are related to the Interval a3 [t2, t3]: S3 is turned on. Since vds3=Vdc, S3 is hard
direction of id, to divide the ZVS regions easily, the positive switching turn-on. Da is turned on. id flows from the source to
direction of the id is set to be from right to left. According to drain in S3. Because vds1 is clamped at the output voltage Vdc, ia
the polarity of the decoupling current id, each grid cycle is increases linearly. ia increases linearly as
divided into two regions, as shown in Fig. 2.
(3)
i Region A Region B Region A Region B Region A

ir This stage ends when ia=ir.

id Interval a4 [t3, t4]: When ia=ir, the current through D is
zero, D achieves ZCS turn-off. C1 is resonant with CD and La.
vds1 decreases. vD and ia increase. The formulars of vds1, vD, and
ia are
(4)
Fig. 2. Operation regions in a grid cycle.

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

ir L D ir L D ir L D ir L
C2 S2 C2 S2 C2 S2 C2
S2 CD CD
vds2 vds2 vds2 vds2 Cdc
id Cdc id Cdc id Cdc id
Ld Vdc R Vr ia La D a Ld Vdc R Vr ia L a Da Ld Vdc R Vr ia L a D a Ld Vdc R
Vr C1 S C3 C1 C3 C1 C3 C1 C3
S1 S1 C S1 Cd V S1 Cd V
vds1 3 Cd V d vds1 S3 vds3 d Vd vds1 S3 vds3 d vds1 S3 vds3 d
vds3

t0 ~ t1 t1 ~ t2 t2 ~ t3 t3 ~ t4
ir L D idc ir L D ir L D
C2 S2 C2 C2
S2 CD S2
vds2 vds2 vds2
id Cdc id Cdc id Cdc
Vr ia L a Da Ld Vdc R Vr ia L a Da Ld Vdc R Vr Ld Vdc R
S1 C1 C3 S1 C1 C3 S1 C1 C3
C C C
vds1 S3 vds3 d Vd vds1 S3 vds3 d Vd vds1 S3 vds3 d Vd

t4 ~ t5 t5 ~ t6 t6 ~ t7
Fig. 4. Equivalent circuits of each operation mode in region A.

(5) Interval a7 [t6, t7]: S2 is turned on and S1 is turned off, vds1

increases, and vD decreases. At t7, vds1 equals Vdc, vD equals
zero, ir flows through D. Since S2 has already turned on, id
flows from the source to drain in S2. The circuit enters
(6) operating interval a1.
where , . B. Operating Region B (id<0)
The period that vds1 drops from Vdc to zero is In this region, the operating modes are the same as those in
region A. But the ZVS conditions for S2 and S3 are changed
(7)
because of id<0. Fig. 3(b) shows the theoretical waveforms in
When vds1 equals zero, the body diode of S1 is turned on and region B.
the voltage of CD equals Vdc. At t4, the gate signal of S1 is Interval b2 [t1, t2]: S2 is turned off. vds1 equals Vdc. vds2
applied, S1 achieves ZVS turn-on, and this interval ends. increases and vds3 decreases, which are expressed as
Interval a5 [t4, t5]: S1 and S3 are turned on. ia keeps at the (12)
maximum value Iamax. vD and vds2 equal Vdc. At the end of this
stage, S3 is turned off.
Interval a6 [t5, t6]: When S3 is turned off at t5, vds2 and ia (13)
decrease, and vds3 increases, which are expressed as:
The period that vds3 drops from Vdc to zero is
(8)
(14)
(9)
(10) At t=tx, vds3=0, the body diode of S3 is turned on, ia rises
linearly as
where .
(15)
The equivalent circuit of this interval is shown in Fig. 5(b).
Da achieves ZCS turn-off because it is turned off when ia It should be noted that when vds3 equals zero, the body diode
reduces to zero. S1 is still turned on and vD equals Vdc. of S3 is turned on. The gate signal of S3 needs to be applied
The period that vds2 drops from Vdc to zero is before ia=Id(t1), otherwise the vds3 will increase again then the
(11) ZVS condition will be lost. Therefore, t12 should be designed
to avoid this situation. The period that ia increases from 0 to
Id(t1) is
C2 C2
vds2 vds2
id id (16)
Ld Vdc Ld Vdc
La Da ia La Da
Vdc C3 Cd V C3 v Cd When S3 is ZVS turned on, this stage ends.
vds3 ds3 Vd
d
Interval b6 [t5, t6]: S3 is turned off. vds2 and ia decreases.
Since the absolute value of ia is greater than the absolute value
(a) (b)
of id, id will not flow through the body diode of S3, so vds3
Fig. 5. Equivalent circuits of intervals a2 and a6 in region A. (a) Interval a2, increases. vds2, vds3, and ia are expressed as
(b) Interval a6.
When vds2 equals zero, the body diode of S2 is turned on. At (17)
t6, the gate signal of S2 is applied, S2 is turned on. Meanwhile, (18)
S1 is turned off. This stage ends.

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

(19) B. The ZVS condition for S1

For S1, tb is the key design parameter to achieve ZVS turn-
where .
on. As shown in Fig. 3, tb can be expressed as
The period that vds2 drops from Vdc to zero is the same as (31)
(11). When vds2 equals zero, the body diode of S2 is turned on.
According to (3), t23 can be expressed as
At t6, the gate signal of S2 is applied, S2 is ZVS turned on. This
stage ends. The equivalent circuit is shown in Fig. 6(b). (32)

C2 C2
vds2 As analyzed in interval a4, t34 needs to be greater than tv1(as
vds2
id id expressed in (7)). Therefore, the limit of t34 is
Ld Vdc Ld Vdc
La Da ia L a Da (33)
Vdc Cd V C3 v Cd
C3 d ds3 Vd Inferred from (30)-(33), the range of tb is
(a) (b) (34)
Fig. 6. Equivalent circuits of intervals b2 and b6 in region B. (a) Interval b2,
(b) Interval b6. To avoid damaging the PF and the effect of APD, tb should
be as small as possible. Therefore, the ZVS condition of S1 is
III. ANALYSIS OF ZVS CONDITIONS (35)
According to section Ⅱ, ta1, ta2, and tb should be designed
elaborately to achieve the ZVS of S1, S2, and S3. In this section, where .
the steady-state analysis is carried out first to pave the way to
the analysis, then the ZVS conditions and design C. The ZVS condition for S2 and S3
considerations are analyzed. For S2, as described in interval a6 or b6, ta2 needs to be
larger than tv2 (as expressed in (11)). So, the ZVS condition of
A. Steady-state analysis
S2 is
The state-space average models are expressed as (36)
(20) For S3, as analyzed in interval a2, S3 cannot achieve ZVS in
region A. So, the ZVS condition of S3 is determined by region
B. In interval b2, ta1 should be smaller than ti1 (as expressed in
(21)
(16)) and larger than tv3 (as expressed in (14)). Hence, the
range of ta1 is
(22)
(37)
(23) and Id (t1) can be obtained from (2) and expressed as
The steady-state expressions of d1 and d3 are derived from (38)
(20) and (21) as
where t01 is approximate as
(24)
(39)

(25) To avoid damaging the PF and the effect of APD, ta1 is

expected to be as small as possible. Therefore, Id (t1) should
Assume vr, ir, and vd are expressed as take the maximum. From (38), when Id (t0) =0, Id (t1) will be
(26) the biggest. And as seen from Fig. 2, when Id (t0)=0, t0 equals
π/4ω. Substitute π/4ω into (38) and (39), the maximum of Id (t1)
(27) can be expressed as
(28) (40)
where Vr and Ir are the amplitudes of the vr and ir, Po is the Therefore, the ZVS condition of S3 is
output power, and K is the energy storage margin coefficient
[22]. (41)
According to the modulation method as illustrated in Fig.3,
the restrictions of d1 and d3 can be derived and expressed as Selecting S1~S3, D, and Ld as in Table Ⅰ, the ranges of ta1, ta2,
(29) and tb are simplified to associate with Po, K, Cd, and La.
(30)

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

IV. DESIGN CONSIDERATIONS b) Auxiliary inductor (La) design

Based on the above analysis in Section II and Section III, Combining (35) and (41), the range of La is
the design procedure is presented. The objectives of the (45)
procedure are to ensure the ZVS conditions of main switches,
the output voltage ripple meets requirements and the circuit
operates stably. where , , and .Fig. 8
A. Design procedure shows the solution region of La.
1) Determine the input voltage, output voltage, rated power,
switching frequency, current ripple factor, and the maximum
output voltage ripple as basic parameters.
2) According to the basic parameters and the operating
characteristics analyzed in Section II, the voltage stress and
current stress of each switch in the circuit can be determined
as the main basis for switch selection. And the fast recovery
diodes are selected to reduce the power losses.
3) As the analysis of Section III, the ranges of decoupling
capacitor Cd and the auxiliary inductance Ld can be determined,
and then K, ta1, ta2, and tb are determined. Therefore, the
average value of vd and the ZVS conditions of main switches
are obtained. Fig. 8. Auxiliary inductor design region.
TABLE I
VOLTAGE LOSS AND CURRENT LOSS OF ALL SWITCHES 4)The input inductor L, the decoupling inductor Ld, and
output capacitor Cdc are selected by the allowable values of
Device D1-D4 D Da S1 S2 S3
input current ripple and output voltage ripple to maintain good
Voltage input and output characteristics.
Vdc Vdc Vdc Vdc Vdc Vdc
stress
Current
a) Input inductor (L) and decoupling inductor (Ld) design
Ir Ir ia_max Ir id_max ia_max The ripple of ir is
stress
* ; .
(46)
a) Decoupling capacitor (Cd) design
It can be inferred from (24), (25), and (29) that the steady- The range of L can be expressed as
state voltages vd satisfies (47)
(42)
From (28) and (42), the range of Cd can be expressed as And the decoupling inductor Ld can be similarly expressed
as
(43)
(48)
The feasible region of Cd is shown in Fig. 7. As seen, K
should be larger than 2.3 to meet the limitation of Cd. b) Decoupling inductor (Cdc) design
Since the DC bias of vd can be deduced from (28) as The ripple of the vdc is
(49)
(44)
The range of Cdc can be expressed as
When K is selected, is determined.
(50)

B. Parameters selection
Following the above design guidelines, the selection of the
proposed converter parameters is as follow:
1) The basic parameters are selected as:
Input voltage: 110 V(RMS);
Output voltage: 250 V;
Rated power: 300 W;
Switching frequency: 20 kHz;
Current ripple factor: 0.4;
Maximum output voltage ripple: 5%×Vdc.
2) The theoretical voltage and current stresses are listed in
Fig. 7 . Decoupling capacitor design region.
TABLE II.

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

TABLE II rectifier with APD and the proposed rectifier. As seen, the
VOLTAGE LOSS AND CURRENT LOSS OF ALL SWITCHES
proposed circuit can significantly reduce the power loss of the
Device D1-D4 D Da S1 S2 S3
Voltage
PFC rectifier with APD. At 300W, the power loss is reduced
250V 250V 250V 250V 250V 250V by 44% compared with that of the PFC rectifier with APD.
stress
Current
stress
4 4 4.3 4 2 4 B. Comparison
Considering that the peak value of ir and id is 15A in the To assess the pros and cons of the proposed topology, a
initial state, the switches is chosen as S1- S3: FCH47N60NF; comparison is carried out between the other four methods,
D1-D4: DPG60I400HA; D and Da: DPG60I400HA. which can improve the efficiency of the PFC rectifier with
3) Based on Fig. 7 and Fig. 8, when Po equals 300 W, K is APD. The comparison results are shown in TABLE V.
selected to be 3.7, then is 200V. The ranges of Cd and La The control methods in [12] and [13] are developed to
are calculated from (43), and (45), and chosen as 90 µF and reduce the conduction loss of the APD circuit by reducing the
200 µH. Substituting Po, K, Cd, and La to (35), (36), and,(41), inductor current ripple. However, the efficiency improvement
the regions of ta1, ta2, and tb are determined. Finally, ta1 and ta2 is not significant in [12] (only 1%) and the method proposed
take 1µs, and tb takes 3µs. in [13] fails to work at medium or heavy load. In [14] the
4) According to the current ripple factor and the maximum current ripple of the APD circuit is increased on purpose to
output voltage ripple, the maximum ripple of ir, id, and vdc can fully discharge the parasitic capacitances of switches and then
be carried out, substituting them into (47), (48), and (50), the the ZVS is realized. This method is a variable switching
ranges of L, Ld, and Cdc are calculated. To allow some margin, frequency control, which increases the control complexity and
L is 3mH, Ld is 1.5mH, and Cdc is 30µF. the inductor design difficulty. In [20], [21], and this paper, the
The parameters of the proposed circuit are listed in TABLE efficiency is improved by adding an auxiliary circuit. In [20]
III. and [21], the added auxiliary circuit (consisting of one active
TABLE III switch, one inductor, and one capacitor) is in series with the
PARAMETERS OF PROPOSED CIRCUIT DC-link and all switches achieve ZVS turn-on. However, it
increases the voltage stresses of all switches by 10%. The
Symbol Parameter Value added auxiliary circuit in the proposed method includes no
active switch or capacitor and the cost can be smaller. Besides,
vg The grid voltage 110 V(RMS)
the effect of the efficiency improvement is better (4%
fs The switching frequency 20 kHz
efficiency improvement). However, the lower switch of the
Po Output power 300 W
APD can achieve ZVS turn-on only in half of the grid period.
K Energy storage margin coefficient 3.7
Vdc Output voltage 250 V
S1~S3 Main switches FCH47N60NF
D1 ~ D4 Full bridge rectifier diodes DPG60I400HA
D and Da Boost PFC diode and Auxiliary diode DPG60I400HA
La Auxiliary inductor 200 μH
Ld APD inductor 1.5 mH
L PFC inductor 3 mH
Cd APD capacitor 90 μF
C1~C3 Drain-source capacitor of main switches 190 pF
Co Output capacitor 30 μF
R Output load 200 Ω Note:
PS1 is the loss of S1; PS2 is the loss of S2; PS3 is the loss of S3; PDr is the loss of Dr; PD is the loss of D;
PDa is the loss of Da;PLa is the loss of La; PL is the loss of L; PLd is the loss of Ld.

V. POWER LOSS AND COMPARISION Fig. 9. Power loss comparison of PFC rectifier with APD and PFC rectifier
with APD and ZVS @ Po=300W.
A. Power loss
The power loss for the proposed converter mainly includes
switching loss and inductor loss. According to the datasheet of
semiconductor devices and the loss calculation method in [23],
the power loss of switches can be estimated. As for the
inductor power loss, they are composed of core loss and
copper loss. They can be estimated by adopting the method in
[24] and [25]. The calculation formulas of power loss are
listed in Table IV. The theoretically calculated results at 300
W are shown in Fig. 9. Compared with the PFC rectifier with
APD, the proposed circuit increases auxiliary branch loss by
2.6 W and reduces switching loss by 23.2 W. In contrast, the
switching loss of the proposed circuit was reduced by 80%. Fig. 10. Power loss and efficiency of PFC rectifier with APD and PFC
Fig. 10 shows the power loss and efficiency of the PFC rectifier with APD and ZVS at different output power.

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

TABLE IV
POWER LOSS CALCULATION FORMULAS
Power
PFC rectifier with APD PFC rectifier with APD and ZVS Note
loss

PS1

PS2

PS3

PD

PDa

PDr

PL

PLd

PLa

* PS1 is the loss of S1; PS2 is the loss of S2; PS3 is the loss of S3; PD is the loss of D; PDr is the loss of Dr; PDa is the loss of Da.
* PLa is the loss of La; PL is the loss of L; PLd is the loss of Ld.
*

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

TABLE V
COMPARISON OF OTHER HIGH-EFFICIENCY METHOD
Effect on the Added Kind of reduced
Methods Power rating Efficiency Efficiency improvement
voltage stress components losses
Conduction losses
[12] 500 W 97% No 0 of APD circuit 1%
switches
Conduction losses
[13] 33.6 W 85% No 0 of APD circuit 3% (at light load)
switches
Switching losses
[14] 1000 W 94% No 0 of APD circuit 1%
switches
3(one active
Switching losses
switch, one
[20][21] 1500 W 97% 10% increase for all active 2%
inductor, and one
switches
capacitor)
2(one diode, and Switching losses
Proposed method 300 W 95% No 4%
one inductor) for all switches

The controller design and parameter selection of the second

VI. CONTROLLER DESIGN dual-loop can be similarly carried out, and the parameters of
The volt-second balance-based control (VBBC) [26] the PI compensators in the second dual-loop are
method, also called automatic-power-decoupling control, is
adopted. In this controlling idea, the bus dc voltage vdc is are the damping ratio of each loop, and takes 0.707.
regulated by the decoupling circuit and the decoupling ω1-ω4 are the bandwidth of each loop. ω2 is determined to be
capacitor voltage is maintained by controlling the rectifier. Its one-fifth of the switching frequency, and ω1 is one-sixth of ω2.
advantage is that the control loop of the dc bus voltage can be To ensure faster output voltage response, ω3 should be larger
designed to be fast to regulate the dc bus voltage. The control than ω1. ω3 is selected to be twice the ω1, and ω4 is six times
diagram is shown in Fig. 11. Two dual-loop control structures of ω3. The parameters of the PI compensators are shown in
are adopted. For the first dual-loop, the average voltage of the TABLE VI.
decoupling capacitor is the outer loop and the rectifier side TABLE VI
THE PARAMETERS OF THE PI COMPENSATORS
current ir is the inner loop. The average value of the
Voltage Current Voltage Current
decoupling capacitor voltage is obtained by a notch filter, and Parameters
the phase information of input voltage vg is obtained by a loop 1 loop 1 loop 2 loop 2
phase-locked loop (PLL). For the second dual-loop, the output kp 0.05 10.8 0.05 13.5
voltage vdc is the outer loop, and the decoupling current id is ki 8.9 12791 26.6 47966
the inner loop. PI controller is applied to achieve the control
aims. B. Stability
A. Controller design and the PI parameter selection For the first dual-loop, d1 is taken as the control variable
The state-space average models are expressed as (20)-(23). and designed as
As the control diagram shown in Fig. 11 and the control (55)
diagram of four loops shown in Fig. 12, the controller of the
first dual-loop can be expressed as where kp2 and ki2 are positive gains, , .
(51) Substituting (55) into (20) leads
(56)
(52) To verify the stability of the system, a Lyapunov function is
constructed as
And it can be deduced that
(57)
(53)
Then,
(58)
(54) According to the Lasalle theorem, the system is asymptotic
stable.
Therefore, the parameters of the PI compensators are For the second dual-loop, d3 is taken as the control variable
and designed as
(59)

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

And the stability can be similarly proved. turn-on and turn-off of the diodes). It can be seen that the
PLL
currents of diodes have dropped to zero before their voltage
increase and the voltage and current of the diodes do not
Notch PI1 PI2 PWM overlap with each other, proving that D and Da achieve ZCS
turn-off.
Current loop 1 Fig. 14(k) shows the waveforms of the output voltage vdc,
Voltage loop 1
the decoupling capacitor voltage vd, the rectifier output voltage
PI3 PI4 PWM vr, and the rectifier output current ir. vdc is regulated at 250 V
with a small ripple voltage, which is lower than 5% of vdc. vd
fluctuates at the double-line frequency, the ripple voltage of vd
Voltage loop 2 Current loop 2
is 65 V, and the average value of vd is 200 V. ir is continuous
Fig. 11. Control diagram of the system. and in phase with vr. The PF is 0.996. Consequently, PFC and
APD are effective.
The experimental results at 10% load are shown in Fig. 15.
As can be seen, ZVS is also achieved at light load. According
(a) (b) to the analysis in Section III, when the circuit element
parameters, the output voltage Vdc and the average value of the
decoupling capacitor voltage are chosen, the ZVS
conditions are only related to Po. By substituting the Po under
(c) (d)
Fig. 12. Diagram of the control loops. (a) Voltage loop 1; (b) Current loop 1; different loads into (35), (36), and (41), the corresponding
(c) Voltage loop 2; (d) Current loop 2. intervals can be calculated to ensure the realization of ZVS.
Fig. 16 shows the dynamic experimental waveforms of the
proposed circuit. In Fig. 16(a), the output power decrease from
VII. EXPERIMENT RESULTS 300 W to 150 W. The output voltage Vdc tracks to 250 V
within 30 ms and the deviation is not obvious. The average
To verify the theoretical analysis, the laboratory prototype
decoupling capacitor voltage Vd tracks to 200 V within 60 ms.
was built, which is shown in Fig. 13.
No current spikes occur and the transient is smooth. Fig. 16(b)
shows the opposite transient process.
Fig. 17 shows the experimental results at 40 kHz. As seen,
S1 and S2 can achieve ZVS turn-on, S3 can achieve ZVS turn-
on in half of the output voltage cycle (region B), D and Da can
achieve ZCS turn-off.
Fig. 18 shows the efficiency curves of the PFC rectifier
with APD and the PFC rectifier with APD and ZVS at 10%-
100% load. It can be seen that the experiment efficiencies
Control agree with the theoretical value in Fig. 10. At 300 W, the
board
efficiency of the proposed rectifier is 95% and the PFC
rectifier with APD is 91%, the auxiliary branch helps to
Fig. 13. Photo of the prototype.
increase the efficiency by 4%.
Fig. 14 exhibits the experiment results at 20 kHz of the Figs. 19 and 20 show the power factor and THD under the
proposed converter. Figs. 14(a)-(f) show the gate-source condition of 10%-100% load. It can be seen that the power
voltages and the currents of S1, S2, and S3; the rectifier output factor and THD of the proposed circuit are almost the same as
current ir; and the decoupling inductor current id. As seen, the original circuit.
before iS1 and iS2 rise up, vds1 and vds2 have reached zero. As a
result, S1 and S2 achieve ZVS turn-on both in region A and
region B. Note that, in Fig. 14(c), iS2 and vds2 do not overlap
with each other, so the turn-off loss of S2 in region A equals
zero. For S3, since the voltage of the junction capacitor vds3
cannot drop to zero, S3 is hard-switching turned on in region A,
as shown in Fig. 14(e). Because of the hard-switching
operation, the current oscillation of ir and id occurs [27]. In
region B, vds3 drops to zero before iS3 rises, as shown in Fig. 14
(f). Hence, S3 achieves ZVS turn-on. In short, the ZVS
situations of S1, S2, and S3 are consistent with the theoretical
analysis in section Ⅱ.
Figs. 14(g)-(j) exhibit the voltage and current of the diode D Fig. 18 Efficiency curves of the PFC rectifier with APD and the PFC rectifier
and Da, the gate-source voltage of S1, and S3(To indicate the with APD and ZVS at 10%-100% load.

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

Time [2µs/div] Time [4µs/div]

ZVS on
ZVS on ZVS on
Time [4µs/div]

(a) (b) (c)

Time [2µs/div] Time [2µs/div] Time [2µs/div]

ZVS on no ZVS ZVS on

(d) (e) (f)

(g) (h) (i)

(j) (k)
Fig.14 The voltage and current waveforms at the switching transitions of all switches switch voltage and current. (a) ZVS situation of S1 in region A. (b) ZVS
situation of S1 in region B. (c) ZVS situation of S2 in region A. (d) ZVS situation of S2 in region B. (e) ZVS situation of S3 in region A. (f) ZVS situation of S3 in
region B. (g) ZCS situation of D in region A. (h) ZCS situation of D in region B. (i) ZCS situation of Da in region A. (j) ZCS situation of Da in region B. (k)
Steady-state waveforms.

(a) (b) (c)

(d) (e) (f)

Fig. 15 The experiment results at 10% of rated output power. (a) ZVS situation of S1 in region A. (b) ZVS situation of S1 in region B. (c) ZVS situation of S2 in
region A. (d) ZVS situation of S2 in region B. (e) ZVS situation of S3 in region A. (f) ZVS situation of S3 in region B.

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

(a) (b)
Fig. 16 Dynamic experimental waveforms. (a) Step-down output power change from 300 W to 150 W; (b) Step-up output power change from 150 W to 300 W.

Time [2µs/div] Time [2µs/div] Time [1µs/div]

ZVS on ZVS on ZVS on

(a) (b) (c)

Time [2µs/div] Time [1µs/div] Time [2µs/div]
ZVS on no ZVS ZVS on

(d) (e) (f)

(g) (h) (i)

Fig. 17 Experiment results at 40kHz. (a) ZVS situation of S1 in region A. (b) ZVS situation of S1 in region B. (c) ZVS situation of S2 in region A. (d) ZVS situation
of S2 in region B. (e) ZVS situation of S3 in region A. (f) ZVS situation of S3 in region B;(g) ZCS turn-off of D; (h) ZCS turn-off of Da;(i) Steady-state result.

Fig. 19 Power factor of PFC rectifier with APD and the PFC rectifier with Fig. 20 THD of PFC rectifier with APD and PFC rectifier with APD and ZVS
APD and ZVS at 10%-100% output power. at 10%-100% output power.

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

[15] Koushki, P. Jain, and A. Bakhshai, “A bi-directional AC-DC converter
for electric vehicle with no electrolytic capacitor,” IEEE International
VIII. CONCLUSION Symposium on Power Electronics for Distributed Generation Systems
This paper proposed a single-phase PFC rectifier with APD (PEDG), 2016, pp. 1–8.
[16] N. Einabadi, E. Adib and H. Farzanehfard, “New soft switching parallel
and ZVS. By adding an auxiliary diode-inductor branch, the
PFC circuit,” The 6th Power Electronics, Drive Systems &
main switches of the boost PFC circuit and the buck-type APD Technologies Conference (PEDSTC2015), 2015, pp. 561-566.
cell achieve ZVS turn-on. Moreover, the diode of the Boost [17] S. Kim and P. N. Enjeti, “A Parallel-Connected Single Phase Power
PFC circuit and the auxiliary diode achieve ZCS turn-off. Factor Correction Approach with Improved Efficiency,” IEEE Trans.
Power Electron., vol. 19, pp. 87-93, Jan. 2004.
Consequently, the switching loss is reduced by 80%, and the
[18] Z. Shan, X. Chen, S. Fan, G. Yuan and C. K. Tse, “Resonant Switched-
total efficiency is improved by 4 %. However, the drawback is capacitor Auxiliary Circuit for Active Power Decoupling in Electrolytic
that the lower switch of buck-type APD cell only achieves Capacitor-less AC/DC LED Drivers,” IEEE Energy Conversion
ZVS turn-on in half of the grid period. Therefore, in future Congress and Exposition (ECCE), 2019, pp. 866-871.
[19] Z. Shan, X. Chen, Juri. Jatskevich, and C. K. Tse, “An AC-DC LED
work, the method will be optimized to further improve the
Driver with an Additional Active Rectifier and a Unidirectional
efficiency, and study the scalability of this method in other Auxiliary Circuit for AC Power Ripple Isolation,” IEEE Trans. Power
independent APD topologies. Electron., vol.34, no.1, pp. 685–699, Jan. 2019.
[20] M. Chen, Z. Ye, Y. Chen, and D. Xu, “Zero-Voltage-Switching Single-
Phase Full-Bridge Inverter With Active Power Decoupling,” IEEE
REFERENCES Trans. Power Electron., vol. 36, no. 1, pp. 571–582, Jan. 2021.
[1] W. Lu, J. Han, S. Li, and H. H.-C. Iu, “Mitigating Line Frequency [21] Y. Chen et al., “A ZVS Grid-Connected Full-Bridge Inverter With a
Instability of Boost PFC Converter Under Proportional Outer-Voltage Novel ZVS SPWM Scheme,” IEEE Trans. Power Electron., vol. 31, no.
Loop With Additional Third Current-Harmonic Feedforward 5, pp. 3626-3638, May 2016.
Compensation,” IEEE Trans. Circuits Syst. Regul. Pap., vol. 66, no. 11, [22] W. Qi, H. Wang, X. Tan, G. Wang and K. D. T. Ngo, “A novel active
pp. 4528–4541, Nov. 2019. power decoupling single-phase PWM rectifier topology, ” IEEE
[2] Lin and F. Wang, “A Novel Single-Phase AC–DC Bridgeless Boost Applied Power Electronics Conference and Exposition (APEC), 2014,
Converter for PFC Application,” Int. J. Electron. Lett., vol. 6, no. 1, pp. pp. 89-95.
98–113, Jan. 2018. [23] Graovac, M. Pürschel, and A. Kiep, “MOSFET power losses
[3] Y. Liu, H. Zhang, H. Wang, H. Dan, M. Su, and X. Pan, “Peak and calculation using the data-sheet parameters,” Infineon, Neubiberg,
Valley Current Control for Cuk PFC Converter to Reduce Germany, 2006. [Online]. Available: http://www.scribd.com/doc/
Capacitance,” IEEE Trans. Power Electron., vol. 37, no. 1, pp. 313– 34308439/MOSFET-Power-Losses-Calculation-Using-the-Data-Sheet-
321, Jan. 2022. Parameters
[4] H. Wang and F. Blaabjerg, “Reliability of Capacitors for DC-Link [24] M. Bartoli, A. Reatti, and M. K. Kazimierczuk, “Minimum copper and
Applications in Power Electronic Converters—An Overview,” IEEE core losses power inductor design,” IAS ’96. Conference Record of the
Trans. Ind. Appl., vol. 50, no. 5, pp. 3569–3578, Sep. 2014. 1996 IEEE Industry Applications Conference Thirty-First IAS Annual
[5] Y. Liu, Y. Sun, M. Su, M. Zhou, Q. Zhu, and X. Li, “A Single-Phase Meeting, San Diego, CA, USA, 1996, vol. 3, pp. 1369–1376.
PFC Rectifier With Wide Output Voltage and Low-Frequency Ripple [25] R. P. Wojda and M. K. Kazimierczuk, “Analytical Optimization of
Power Decoupling,” IEEE Trans. Power Electron., vol. 33, no. 6, pp. Solid–Round-Wire Windings,” IEEE Trans. Ind. Electron., vol. 60, no.
5076–5086, Jun. 2018. 3, pp. 1033-1041, March 2013.
[6] H. Hu, S. Harb, N. Kutkut, I. Batarseh, and Z. J. Shen, “A Review of [26] Y. Liu, W. Zhang, Y. Sun, M. Su, G. Xu, and H. Dan, “Review and
Power Decoupling Techniques for Microinverters With Three Different Comparison of Control Strategies in Active Power Decoupling,” IEEE
Decoupling Capacitor Locations in PV Systems,” IEEE Trans. Power Trans. Power Electron., vol. 36, no. 12, pp. 14436–14455, Dec. 2021.
Electron., vol. 28, no. 6, pp. 2711–2726, Jun. 2013. [27] H. Watanabe and J. Itoh, “Zero Voltage Switching Scheme for Flyback
[7] Y. Sun, Y. Liu, M. Su, W. Xiong and J. Yang, “Review of Active Converter to Ensure Compatibility with Active Power Decoupling
Power Decoupling Topologies in Single-Phase Systems,” IEEE Trans. Capability,” International Power Electronics Conference (IPEC-ECCE
Power Electron., vol. 31, no. 7, pp. 4778-4794, Jul. 2016. Asia), 2018, pp. 896–903.
[8] J. Itoh, T. Sakuraba, K. Kusaka, H. Watanabe and K. Furukawa,
“Comparison of circuit topologies for active power decoupling toward
high power density,” IEEE International Power Electronics and Motion Yujiao Cui was born in Qinghai, China, in 1997. She
Control Conference (IPEMC-ECCE Asia), 2016, pp. 421-428. received the B.S. degree in Electrical Engineering
[9] S. Xie et al., “Adaptive Power Decoupling Control for Single-Phase from Central South University, Changsha, China, in
Converter With Unbalanced DC-Split-Capacitor Circuit,” IEEE Trans. 2019. She is currently working toward the M.S. degree
Power Electron., vol. 36, no. 10, pp. 12127–12136, Oct. 2021. in Electrical Engineering at Central South University,
[10] H. Li, K. Zhang, and H. Zhao, “Active DC-link power filter for single Changsha, China.
phase PWM rectifiers,” in Proc. IEEE Int. Conf. Power Electron. Her current research interests include modeling and
(ECCE Asia), 2011, pp. 2920–2926. control of power electronics devices.
[11] H. Li, K. Zhang, and H. Zhao, “DC-link active power filter for
highpower single-phase PWM converters,” J. Power Electron., vol. 12,
no. 3, pp. 458–467, May 2012.
[12] N. Deshmukh, S. Prabhakar and S. Anand, “Power Loss Reduction in
Buck Converter Based Active Power Decoupling Circuit,” IEEE Trans. Hua Han received the M.S. and Ph.D. degrees
Power Electron., vol. 36, no. 4, pp. 4316-4325, April 2021. fromthe School of Automation, Central South
[13] J. He, X. Ruan, and L. Zhang, “Adaptive Voltage Control for University, Changsha, China, in 1998 and 2008,
Bidirectional Converter in Flicker-Free Electrolytic Capacitor-Less respectively. She was a Visiting Scholar with the
AC–DC LED Driver,” IEEE Trans. Ind. Electron., vol. 64, no. 1, pp. University ofCentral Florida, Orlando, FL, USA, from
320–324, Jan. 2017. 2011 to2012. She is currently a Professor with the
[14] Koushki, P. Jain, and A. Bakhshai, “Minimum conduction loss ZVS Schoolof Automation, Central South University.
control for buck-type active filter operating as decoupling circuit,” Her research interests include microgrids, renew-able
IEEE Applied Power Electronics Conference and Exposition (APEC), energy power generation systems, and powerelectronic
2018, pp. 1322–1328. equipment.

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2022.3160242, IEEE
Transactions on Power Electronics

IEEE TRANSACTIONS ON POWER ELECTRONICS

Yonglu Liu (Member, IEEE) was born in Chong- qing,
China, in 1989. He received the B.S., M.S., and Ph.D.
degrees in electrical engineering from Central South
University, Changsha, China, in 2012, 2015, and 2017
respectively. He is currently an Associate Professor
with School of Automation, Central South University,
China.
His research interests include power electronics and
renewable energy power conversion systems.

Guo Xu (Member, IEEE) received the B.S. degree in

electrical engineering and automation and the Ph.D.
degree from the Beijing Institute of Technology,
Beijing, China, in 2012 and 2018, respectively. From
2016 to 2017, he was a Visiting Student with the
Center for Power Electronics System, Virginia
Polytechnic Institute and State University, Blacksburg,
VA, USA. Since 2018, he has been with the School of
Automation, Central South University, Changsha,
China, where he is currently an Associate Professor.
His research interests include modeling and control of
power electronics converters, high-efficiency power conversion, and magnetic
integration in power converters.

Mei Su (Member, IEEE) was born in Hunan, China, in

1967. She received the B.S., M.S. and Ph.D. degrees
from the School of Information Science and
Engineering, Central South University, Changsha,
China, in 1989, 1992 and 2005, respectively. She has
been a Full Professor with the School of Automation,
Central South University.
She is currently an Associate Editor of the IEEE
Transactions on Power Electronics. Her research
interests include matrix converter, adjustable speed
drives, and wind energy conversion system.

Shiming Xie was born in Fujian, China, in 1995. He

received the B.S. degree in electronic engineering
from Central South University, Changsha, China, in
2017. He is currently working toward the Ph.D. degree
in control science and engineering at the Central South
University, Changsha.
His research interests include matrix converter and
modeling and control of power electronics converters.

0885-8993 (c) 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Authorized licensed use limited to: MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY. Downloaded on March 25,2022 at 05:33:24 UTC from IEEE Xplore. Restrictions apply.