bq40z50-R1 1-Series, 2-Series, 3-Series, and 4-Series Li-Ion Battery Pack Manager
bq40z50-R1 1-Series, 2-Series, 3-Series, and 4-Series Li-Ion Battery Pack Manager
bq40z50-R1
SLUSCB3 – JULY 2015
bq40z50-R1 1-Series, 2-Series, 3-Series, and 4-Series Li-Ion Battery Pack Manager
1 Features 3 Description
1• Fully Integrated 1-Series, 2-Series, 3-Series, and The bq40z50-R1 device, incorporating patented
4-Series Li-Ion or Li-Polymer Cell Battery Pack Impedance Track™ technology, is a fully integrated,
single-chip, pack-based solution that provides a rich
Manager and Protection
array of features for gas gauging, protection, and
• Next-Generation Patented Impedance Track™ authentication for 1-series, 2-series, 3-series, and 4-
Technology Accurately Measures Available series cell Li-Ion and Li-Polymer battery packs.
Charge in Li-Ion and Li-Polymer Batteries
Using its integrated high-performance analog
• High Side N-CH Protection FET Drive peripherals, the bq40z50-R1 device measures and
• Integrated Cell Balancing While Charging or At maintains an accurate record of available capacity,
Rest voltage, current, temperature, and other critical
• Full Array of Programmable Protection Features parameters in Li-Ion or Li-Polymer batteries, and
reports this information to the system host controller
– Voltage over an SMBus v1.1 compatible interface.
– Current
– Temperature Device Information(1)
PART NUMBER PACKAGE BODY SIZE (NOM)
– Charge Timeout
bq40z50-R1 VQFN (32) 4.00 mm × 4.00 mm
– CHG/DSG FETs
(1) For all available packages, see the orderable addendum at
– AFE the end of the datasheet.
• Sophisticated Charge Algorithms
– JEITA Simplified Schematic
– Enhanced Charging PACK +
– Adaptive Charging
– Cell Balancing
• Supports TURBO BOOST Mode
PACK
CHG
PCHG
DSG
PTC
FUSE
VCC
BAT LEDCNTLA
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
bq40z50-R1
SLUSCB3 – JULY 2015 www.ti.com
Table of Contents
1 Features .................................................................. 1 7.24 Electrical Characteristics: Internal 1.8-V LDO ..... 14
2 Applications ........................................................... 1 7.25 Electrical Characteristics: High-Frequency
Oscillator .................................................................. 14
3 Description ............................................................. 1
7.26 Electrical Characteristics: Low-Frequency
4 Revision History..................................................... 2 Oscillator .................................................................. 14
5 Description (continued)......................................... 3 7.27 Electrical Characteristics: Voltage Reference 1.... 15
6 Pin Configuration and Functions ......................... 3 7.28 Electrical Characteristics: Voltage Reference 2.... 15
7 Specifications......................................................... 7 7.29 Electrical Characteristics: Instruction Flash .......... 15
7.1 Absolute Maximum Ratings ...................................... 7 7.30 Electrical Characteristics: Data Flash ................... 15
7.2 ESD Ratings.............................................................. 7 7.31 Electrical Characteristics: OCD, SCC, SCD1, SCD2
7.3 Recommended Operating Conditions....................... 8 Current Protection Thresholds ................................. 16
7.4 Thermal Information .................................................. 8 7.32 Timing Requirements: OCD, SCC, SCD1, SCD2
Current Protection Timing ........................................ 16
7.5 Electrical Characteristics: Supply Current................. 8
7.33 Timing Requirements: SMBus .............................. 17
7.6 Electrical Characteristics: Power Supply Control...... 8
7.34 Timing Requirements: SMBus XL......................... 17
7.7 Electrical Characteristics: AFE Power-On Reset ...... 9
7.35 Typical Characteristics ......................................... 19
7.8 Electrical Characteristics: AFE Watchdog Reset and
Wake Timer................................................................ 9 8 Detailed Description ............................................ 22
7.9 Electrical Characteristics: Current Wake 8.1 Overview ................................................................. 22
Comparator ................................................................ 9 8.2 Functional Block Diagram ...................................... 22
7.10 Electrical Characteristics: VC1, VC2, VC3, VC4, 8.3 Feature Description................................................. 23
BAT, PACK .............................................................. 10 8.4 Device Functional Modes........................................ 26
7.11 Electrical Characteristics: SMBD, SMBC.............. 10 9 Applications and Implementation ...................... 27
7.12 Electrical Characteristics: PRES, BTP_INT, DISP 9.1 Application Information .......................................... 27
................................................................................. 10
9.2 Typical Applications ................................................ 28
7.13 Electrical Characteristics: LEDCNTLA, LEDCNTLB,
LEDCNTLC ............................................................. 11 10 Power Supply Recommendations ..................... 42
7.14 Electrical Characteristics: Coulomb Counter ........ 11 11 Layout................................................................... 43
7.15 Electrical Characteristics: CC Digital Filter ........... 11 11.1 Layout Guidelines ................................................. 43
7.16 Electrical Characteristics: ADC ............................. 11 11.2 Layout Example .................................................... 45
7.17 Electrical Characteristics: ADC Digital Filter ......... 12 12 Device and Documentation Support ................. 47
7.18 Electrical Characteristics: CHG, DSG FET Drive . 12 12.1 Documentation Support ........................................ 47
7.19 Electrical Characteristics: PCHG FET Drive ......... 13 12.2 Community Resources.......................................... 47
7.20 Electrical Characteristics: FUSE Drive.................. 13 12.3 Trademarks ........................................................... 47
7.21 Electrical Characteristics: Internal Temperature 12.4 Electrostatic Discharge Caution ............................ 47
Sensor...................................................................... 13 12.5 Glossary ................................................................ 47
7.22 Electrical Characteristics: TS1, TS2, TS3, TS4 .... 13 13 Mechanical, Packaging, and Orderable
7.23 Electrical Characteristics: PTC, PTCEN ............... 14 Information ........................................................... 47
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
5 Description (continued)
The bq40z50-R1 device supports TURBO BOOST mode by providing the available max power and max current
to the host system. The device also supports Battery Trip Point to send a BTP interrupt signal to the host system
at the pre-set state of charge thresholds.
The bq40z50-R1 provides software-based 1st- and 2nd-level safety protection against overvoltage, undervoltage,
overcurrent, short-circuit current, overload, and overtemperature conditions, as well as other pack- and cell-
related faults.
SHA-1 authentication, with secure memory for authentication keys, enables identification of genuine battery
packs.
The compact 32-lead QFN package minimizes solution cost and size for smart batteries while providing
maximum functionality and safety for battery gauging applications.
RSM Package
32-Pin VQFN with Exposed Thermal Pad
Top View PCHG
PACK
FUSE
CHG
DSG
BAT
VCC
NC
32
31
30
29
28
27
26
25
PBI 1 24 PTCEN
VC4 2 23 PTC
VC3 3 22 LEDCNTLC
VC2 4 21 LEDCNTLB
VC1 5 20 LEDCNTLA
SRN 6 19 SMBC
NC 7 18 SMBD
¯¯¯¯
SRP 8 17 DISP
9
10
11
12
13
15
16
14
TS1
VSS
TS2
NC
TS3
¯¯¯¯
TS4
BTP_I NT
SHUTDN
¯¯¯¯ or
PRES
Pin Functions
(1)
PIN NAME NUMBER TYPE DESCRIPTION
PBI 1 P Power supply backup input pin
Sense voltage input pin for most positive cell, and balance current input for most positive
VC4 2 IA
cell
Sense voltage input pin for second most positive cell, balance current input for second
VC3 3 IA
most positive cell, and return balance current for most positive cell
Sense voltage input pin for third most positive cell, balance current input for third most
VC2 4 IA
positive cell, and return balance current for second most positive cell
Sense voltage input pin for least positive cell, balance current input for least positive cell,
VC1 5 IA
and return balance current for third most positive cell
Analog input pin connected to the internal coulomb counter peripheral for integrating a
SRN 6 I
small voltage between SRP and SRN where SRP is the top of the sense resistor.
NC 7 — Not internally connected. Connect to VSS.
Analog input pin connected to the internal coulomb counter peripheral for integrating a
SRP 8 I
small voltage between SRP and SRN where SRP is the top of the sense resistor.
VSS 9 P Device ground
TS1 10 IA Temperature sensor 1 thermistor input pin
TS2 11 IA Temperature sensor 2 thermistor input pin
TS3 12 IA Temperature sensor 3 thermistor input pin
TS4 13 IA Temperature sensor 4 thermistor input pin
NC 14 — Not internally connected
(1) P = Power Connection, O = Digital Output, AI = Analog Input, I = Digital Input, I/OD = Digital Input/Output
Copyright © 2015, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: bq40z50-R1
bq40z50-R1
SLUSCB3 – JULY 2015 www.ti.com
VC4
CDEN4
BAT VCC PACK
VC3
+ BATDET
– CDEN3
3.1 V ENVCC PACK
Detector
PACKDET VC2 ADC Mux ADC
PBI Shutdown SHUTDOWN
Reference 1.8 V CDEN2
System Domain Latch
SHOUT
VC1
ENBAT BAT
Control
CDEN1
VCC
CHGEN
BAT 2 kΩ CHG
CHG
Pump
8 kΩ
2 kΩ PCHG
CHGOFF
PCHGEN
Pre-Charge Drive
PACK
DSGEN
BAT
ZVCD
BAT 2 kΩ DSG
DSG
Pump CHGEN
BAT
CHG
VCC
Pump
DSGOFF
ZVCHGEN
1.8 V
ADTHx
BAT
FUSEWKPUP
18 kΩ
2 kΩ
100 kΩ FUSEDIG
RCPUP RCWKPUP
FUSE Drive
1 kΩ RCIN
RCOUT
100 kΩ
SMBCIN
SMBC
Thermistor Inputs
SMBCOUT SMBCEN 1 MΩ
PBI
100 kΩ
SMBDIN
SMBD
RHOEN
10 kΩ SMBDOUT SMBDEN 1 MΩ
PRES
SMBus Interface
RHOUT
100 kΩ
RHIN
High-Voltage GPIO
PTCEN
BAT
30 kΩ
PTC PTC PTC PTCDIG
PTC
Comparator Counter Latch
RLOEN 290 nA
10 kΩ
LED1, 2, 3
22.5 mA
RLOUT
100 kΩ
RLIN
10 Ω
VC4
CHANx
Φ2
3.8 kΩ
1.9 MΩ
SRP Φ1
ADC Mux ADC Comparator
Φ2
3.8 kΩ
Array
0.1 MΩ
SRN Φ1
Φ2
10 Ω 100 Ω
PACK Φ1
Φ2 Coulomb
CHANx
100 Ω Counter
Φ1
1.9 MΩ
0.1 MΩ
VC4 and PACK Dividers OCD, SCC, SCD Comparators and Coulomb Counter
7 Specifications
7.1 Absolute Maximum Ratings
Over-operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
Supply voltage range,
BAT, VCC, PBI –0.3 30 V
VCC
PACK, SMBC, SMBD, PRES or SHUTDN, BTP_INT, DISP –0.3 30 V
TS1, TS2, TS3, TS4 –0.3 VREG + 0.3 V
PTC, PTCEN, LEDCNTLA, LEDCNTLB, LEDCNTLC –0.3 VBAT + 0.3 V
SRP, SRN –0.3 0.3 V
VC3 + 8.5, or
Input voltage range, VC4 VC3 – 0.3 V
VSS + 30
VIN
VC2 + 8.5, or
VC3 VC2 – 0.3 V
VSS + 30
VC1 + 8.5, or
VC2 VC1 – 0.3 V
VSS + 30
VSS + 8.5, or
VC1 VSS – 0.3 V
VSS + 30
Output voltage range, CHG, DSG –0.3 32
VO PCHG, FUSE –0.3 30 V
Maximum VSS current, ISS 50 mA
Storage temperature, TSTG –65 150 °C
Lead temperature (soldering, 10 s), TSOLDER 300 °C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
(2) For VC1–VSS, VC2–VC1, VC3–VC2, VC4–VC3, VC4–VSS, PACK–VSS, and VREF1/2, the offset error is multiplied by (1/ADC
multiplexer scaling factor (K)).
7.31 Electrical Characteristics: OCD, SCC, SCD1, SCD2 Current Protection Thresholds
Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where TA = –40°C to 85°C and VCC =
2.2 V to 26 V (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VOCD = VSRP – VSRN, AFE PROTECTION
–16.6 –100
OCD detection CONTROL[RSNS] = 1
VOCD mV
threshold voltage range VOCD = VSRP – VSRN, AFE PROTECTION
–8.3 –50
CONTROL[RSNS] = 0
VOCD = VSRP – VSRN, AFE PROTECTION
OCD detection –5.56
CONTROL[RSNS] = 1
ΔVOCD threshold voltage mV
program step VOCD = VSRP – VSRN, AFE PROTECTION
–2.78
CONTROL[RSNS] = 0
VSCC = VSRP – VSRN, AFE PROTECTION
44.4 200
SCC detection CONTROL[RSNS] = 1
VSCC mV
threshold voltage range VSCC = VSRP – VSRN, AFE PROTECTION
22.2 100
CONTROL[RSNS] = 0
VSCC = VSRP – VSRN, AFE PROTECTION
SCC detection 22.2
CONTROL[RSNS] = 1
ΔVSCC threshold voltage mV
program step VSCC = VSRP – VSRN, AFE PROTECTION
11.1
CONTROL[RSNS] = 0
VSCD1 = VSRP – VSRN, AFE PROTECTION
–44.4 –200
SCD1 detection CONTROL[RSNS] = 1
VSCD1 mV
threshold voltage range VSCD1 = VSRP – VSRN, AFE PROTECTION
–22.2 –100
CONTROL[RSNS] = 0
VSCD1 = VSRP – VSRN, AFE PROTECTION
SCD1 detection –22.2
CONTROL[RSNS] = 1
ΔVSCD1 threshold voltage mV
program step VSCD1 = VSRP – VSRN, AFE PROTECTION
–11.1
CONTROL[RSNS] = 0
VSCD2 = VSRP – VSRN, AFE PROTECTION
–44.4 –200
SCD2 detection CONTROL[RSNS] = 1
VSCD2 mV
threshold voltage range VSCD2 = VSRP – VSRN, AFE PROTECTION
–22.2 –100
CONTROL[RSNS] = 0
VSCD2 = VSRP – VSRN, AFE PROTECTION
SCD2 detection –22.2
CONTROL[RSNS] = 1
ΔVSCD2 threshold voltage mV
program step VSCD2 = VSRP – VSRN, AFE PROTECTION
–11.1
CONTROL[RSNS] = 0
OCD, SCC, and SCDx
VOFFSET Post-trim –2.5 2.5 mV
offset error
OCD, SCC, and SCDx No trim –10% 10%
VSCALE —
scale error Post-trim –5% 5%
7.32 Timing Requirements: OCD, SCC, SCD1, SCD2 Current Protection Timing
Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where TA = –40°C to 85°C and VCC =
2.2 V to 26 V (unless otherwise noted)
MIN NOM MAX UNIT
OCD detection
tOCD 1 31 ms
delay time
OCD detection
ΔtOCD delay time 2 ms
program step
SCC detection
tSCC 0 915 µs
delay time
SCC detection
ΔtSCC delay time 61 µs
program step
SCD1 detection AFE PROTECTION CONTROL[SCDDx2] = 0 0 915
tSCD1 µs
delay time AFE PROTECTION CONTROL[SCDDx2] = 1 0 1850
Timing Requirements: OCD, SCC, SCD1, SCD2 Current Protection Timing (continued)
Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where TA = –40°C to 85°C and VCC =
2.2 V to 26 V (unless otherwise noted)
MIN NOM MAX UNIT
SCD1 detection AFE PROTECTION CONTROL[SCDDx2] = 0 61
ΔtSCD1 delay time µs
program step AFE PROTECTION CONTROL[SCDDx2] = 1 121
TtLOWT
SMBC SMBC
SMBD SMBD
P S
tHD(DATA)T TtSU(DATA)
tSU(START)T
TtTIMEOUT
SMBC
SMBC
SMBD
SMBD
0.15 8.0
Max CC Offset Error
Min CC Offset Error 6.0
0.10
4.0
0.05
2.0
0.00 0.0
±2.0
±0.05
±4.0
±0.10
±6.0 Max ADC Offset Error
Min ADC Offset Error
±0.15 ±8.0
±40 ±20 0 20 40 60 80 100 120 ±40 ±20 0 20 40 60 80 100 120
Temperature (C) C001 Temperature (C) C003
Figure 5. CC Offset Error vs. Temperature Figure 6. ADC Offset Error vs. Temperature
1.24 264
1.23
260
258
1.22
256
254
1.21
252
1.20 250
±40 ±20 0 20 40 60 80 100 ±40 ±20 0 20 40 60 80 100
Temperature (C) C006 Temperature (C) C007
Figure 7. Reference Voltage vs. Temperature Figure 8. Low-Frequency Oscillator vs. Temperature
16.9 ±24.6
High-Frequency Oscillator (MHz)
±24.8
16.8 ±25.0
±25.2
16.7 ±25.4
±25.6
16.6 ±25.8
±40 ±20 0 20 40 60 80 100 120 ±40 ±20 0 20 40 60 80 100 120
Temperature (C) C008 Temperature (C) C009
Figure 9. High-Frequency Oscillator vs. Temperature Figure 10. Overcurrent Discharge Protection Threshold vs.
Temperature
87.2 ±86.2
87.0 ±86.4
86.8 ±86.6
86.6 ±86.8
86.4 ±87.0
86.2 ±87.2
±40 ±20 0 20 40 60 80 100 120 ±40 ±20 0 20 40 60 80 100 120
Temperature (C) C010 Temperature (C) C011
Figure 11. Short Circuit Charge Protection Threshold vs. Figure 12. Short Circuit Discharge 1 Protection Threshold
Temperature vs. Temperature
11.00
SCD 2 Protection Threshold (mV)
±172.9
±173.2 10.85
±173.3
10.80
±173.4
10.75
±173.5
±173.6 10.70
±40 ±20 0 20 40 60 80 100 120 ±40 ±20 0 20 40 60 80 100 120
Temperature (C) C012 Temperature (C) C013
Figure 13. Short Circuit Discharge 2 Protection Threshold Figure 14. Overcurrent Delay Time vs. Temperature
vs. Temperature
452 480
SC Charge Current Delay Time (S)
450
SC Discharge 1 Delay Time (S)
448
460
446
444
442 440
440
438
420
436
434
432 400
±40 ±20 0 20 40 60 80 100 120 ±40 ±20 0 20 40 60 80 100 120
Temperature (C) C014 Temperature (C) C015
Threshold setting is 465 µs. Threshold setting is 465 µs (including internal delay).
Figure 15. Short Circuit Charge Current Delay Time vs. Figure 16. Short Circuit Discharge 1 Delay Time vs.
Temperature Temperature
2.49835
3.4982
2.4983
2.49825 3.49815
2.4982
2.49815 3.4981
2.4981
3.49805
2.49805
2.498 3.498
±40 ±20 0 20 40 60 80 100 120 ±40 ±20 0 20 40 60 80 100 120
Temperature (C) C016 Temperature (C) C017
Figure 17. VCELL Measurement at 2.5-V vs. Temperature Figure 18. VCELL Measurement at 3.5-V vs. Temperature
4.24805 99.25
4.24795 99.15
4.2479 99.10
4.24785 99.05
4.2478 99.00
±40 ±20 0 20 40 60 80 100 120 ±40 ±20 0 20 40 60 80 100 120
Temperature (C) C018 Temperature (C) C019
Figure 19. VCELL Measurement at 4.25-V vs. Temperature Figure 20. I measured vs. Temperature
8 Detailed Description
8.1 Overview
The bq40z50-R1 device, incorporating patented Impedance Track™ technology, provides cell balancing while
charging or at rest. This fully integrated, single-chip, pack-based solution provides a rich array of features for gas
gauging, protection, and authentication for 1-series, 2-series, 3-series, and 4-series cell Li-Ion and Li-Polymer
battery packs, including a diagnostic lifetime data monitor and black box recorder.
PCHG
PACK
CHG
DSG
VCC
BAT
VSS
VC4
VC3
VC2
VC1
PBI
Cell, Stack, High Side
Cell Cell Detach Power Mode P-CH
Pack N-CH FET
Balancing Detection Control FET Drive
Voltage Drive
Random
Watchdog
NTC Bias Number
Timer
Generator
TS1
LEDCNTLC
TS2 Internal
LED Display
Temp LEDCNTLB
TS3 Drive I/O
Sensor
LEDCNTLA
TS4
Voltage
ADC MUX AFE Control
Reference1
High
Low Voltage
Frequency
I/O
Oscillator
I/O
I/O &
ADC/CC Timers & AFE COM SBS COM
Interrupt
Digital Filter PWM Engine Engine
Controller
8.3.5 Configuration
8.3.11 Voltage
The bq40z50-R1 updates the individual series cell voltages at 0.25-second intervals. The internal ADC of the
bq40z50-R1 measures the voltage, and scales and calibrates it appropriately. This data is also used to calculate
the impedance of the cell for the Impedance Track gas gauging.
8.3.12 Current
The bq40z50-R1 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge
current using a 1-mΩ to 3-mΩ typ. sense resistor.
8.3.13 Temperature
The bq40z50-R1 has an internal temperature sensor and inputs for four external temperature sensors. All five
temperature sensor options can be individually enabled and configured for cell or FET temperature usage. Two
configurable thermistor models are provided to allow the monitoring of cell temperature in addition to FET
temperature, which use a different thermistor profile.
8.3.14 Communications
The bq40z50-R1 uses SMBus v1.1 with MASTER mode and packet error checking (PEC) options per the SBS
specification.
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
C1 C2
4P
0.1uF 0.1uF
R1
3 2
300 Q1
FDN358P
1
1 F1 2 PACK+
1
2
3
3
2
1
Q4
2
R2 Q3 R3 2N7002K
SFDxxxx Q2 Si7116DN 1
10M 10M
3
Si7116DN
4
FUSE
R5
3
Wake
1
R4
10M
1
10K R32
A B
4P PACK+
A' B'
10K S1
5
2
1
R11
Q5
3
Si1406DH FUSEPIN
6
CHGND
1
100 R7 R8 R9 R10
3
1
For Thumbus-SMB
6
R13 DSG R12
R6 C3 J6
1
1
U2 10K 1
1K 51K I2C_VOUT
C4 BQ2947xyDSG 0.1uF
1
CHGND
1 8 2
VDD OUT SMBD
0.1uF
CHG
3 6 4
V3 VSS
1
1K C5 4 5 5
V2 V1 PACK+
4P
EP
7
0.1uF 0.1uF R16 R17
0.1uF
RT1 10K
1K C9 5.1K 5.1K
BAT
GND
0.1uF 2 CHGND C10
BAT BAT 0.1uF
R18
GND
1
BAT J4
33
32
31
30
29
28
27
26
25
2
1
1K PACK-
C11
1
NC
PWPD
VCC
PACK
FUSE
CHG
PCHG
DSG
BAT
PACK-
0.1uF
3 Sys Pres
3 2 PACK+
D1 1 PACK+
BAT54HT1 C13 2.2uF D5 D6
1
1 24 LED3 LED4 J3
PBI PTCEN
2 23
VC4 PTC
GND SIDE
GND SIDE
2
2
3 22
VC3 LEDCNTLC
D9
C14 4 21 LED5 CHGND
VC2 LEDCNTLB
0.1uF C15 5 20
VC1 LEDCNTLA
D7 D8
0.1uF C16 6 19 LED1 LED2
SRN SMBC
0.1uF C17 7 18
NC SMBD
SMBC
SMBD
SMBC
J1 0.1uF 8 17
1
R20 SRP DISP
4P 1
1
R21
PRESorSHUTDN
2 100 SMBD
3P
1
R22 R24 R25
2P 3 100 GND
BTP_INT
1
R23
1P J5 1 100 200 100 4
VSS
TS1
TS2
TS3
TS4
NC
R26 R27
1N 2 100 TP3 3
SMBD
11
10
12
13
14
15
16
1 200 1 100 2
SMBC
2
1
A B 1
SMBD
SMBC
VSS
NT1 A' B' J7
Net-Tie GND
1
S2 J2
SRP SRN TP12
GND LED DISPLAY
1
GND CHGND
1
R28 R29
AGND GND
10K 10K 10K 10K
C18 SHUTDOWN 200 1K
D2 D3 D4
9.2 Typical Applications
MM3ZxxVyC
MM3ZxxVyC
MM3ZxxVyC
1
0.1uF A B
A' B'
C20 S3
R30 R31
GND SIDE
GND SIDE
C19 GND GND GND GND
2
DNP
DNP 100 100 C21 CHGND
GND
DNP
CHGND
R19 GND
GND
0.001
1 IC ground should be connected to the 1N cell tab.
SLUSCB3 – JULY 2015
28
bq40z50-R1
www.ti.com SLUSCB3 – JULY 2015
(1) When using the device the first time, if the a 1-s or 2-s battery pack is used, then a charger or power supply should be connected to the
PACK+ terminal to prevent device shutdown. Then update the cell configuration (see the bq40z50-R1 Technical Reference Manual
[SLUUBC1] for details) before removing the charger connection.
Because the System Present signal is part of the pack connector interface to the outside world, it must be
protected from external electrostatic discharge events. An integrated ESD protection on the PRES device pin
reduces the external protection requirement to just R29 for an 8-kV ESD contact rating. However, if it is possible
that the System Present signal may short to PACK+, then R28 and D4 must be included for high-voltage
protection.
The SMBus clock and data lines have internal pulldown. When the gas gauge senses that both lines are low
(such as during removal of the pack), the device performs auto-offset calibration and then goes into SLEEP
mode to conserve power.
When the bq40z50-R1 is commanded to ignite the chemical fuse, the FUSE pin activates to give a typical 8-V
output. The new design makes it possible to use a higher Vgs FET for Q5. This improves the robustness of the
system, as well as widens the choices for Q5.
The N-channel charge and discharge FETs are controlled with 5.1-kΩ series gate resistors, which provide a
switching time constant of a few microseconds. The 10-MΩ resistors ensure that the FETs are off in the event of
an open connection to the FET drivers. Q4 is provided to protect the discharge FET (Q3) in the event of a
reverse-connected charger. Without Q4, Q3 can be driven into its linear region and suffer severe damage if the
PACK+ input becomes slightly negative.
Q4 turns on in that case to protect Q3 by shorting its gate to source. To use the simple ground gate circuit, the
FET must have a low gate turn-on threshold. If it is desired to use a more standard device, such as the 2N7002
as the reference schematic, the gate should be biased up to 3.3 V with a high-value resistor. The bq40z50-R1
device has the capability to provide a current-limited charging path typically used for low battery voltage or low
temperature charging. The bq40z50-R1 device uses an external P-channel, pre-charge FET controlled by PCHG.
9.2.2.3.5 LEDs
Three LED control outputs provide constant current sinks for the driving external LEDs. These outputs are
configured to provide voltage and control for up to 5 LEDs. No external bias voltage is required. Unused
LEDCNTL pins can remain open or they can be connected to VSS. The DISP pin should be connected to VSS, if
the LED feature is not used.
±24.6 87.4
OCD Protection Threshold (mV)
±25.0 87.0
±25.2 86.8
±25.4 86.6
±25.6 86.4
±25.8 86.2
±40 ±20 0 20 40 60 80 100 120 ±40 ±20 0 20 40 60 80 100 120
Temperature (C) C009 Temperature (C) C010
Figure 37. Overcurrent Discharge Protection Threshold Vs. Figure 38. Short Circuit Charge Protection Threshold Vs.
Temperature Temperature
±86.0
±172.9
±86.2
±173.0
±86.4
±173.1
±86.6 ±173.2
±173.3
±86.8
±173.4
±87.0
±173.5
±87.2 ±173.6
±40 ±20 0 20 40 60 80 100 120 ±40 ±20 0 20 40 60 80 100 120
Temperature (C) C011
Temperature (C) C012
Figure 39. Short Circuit Discharge 1 Protection Threshold Figure 40. Short Circuit Discharge 2 Protection Threshold
Vs. Temperature Vs. Temperature
11.00 452
SC Charge Current Delay Time (S)
450
Over-Current Delay Time (mS)
10.95
448
446
10.90
444
10.85 442
440
10.80
438
436
10.75
434
10.70 432
±40 ±20 0 20 40 60 80 100 120 ±40 ±20 0 20 40 60 80 100 120
Temperature (C) C013 Temperature (C) C014
Figure 41. Overcurrent Delay Time Vs. Temperature Figure 42. Short Circuit Charge Current Delay Time Vs.
Temperature
11 Layout
Figure 43. Separating High- and Low-Current Sections Provides an Advantage in Noise Immunity
Figure 44. Avoid Close Spacing Between High-Current and Low-Level Signal Lines
Kelvin voltage sensing is extremely important in order to accurately measure current and top and bottom cell
voltages. Place all filter components as close as possible to the device. Route the traces from the sense resistor
in parallel to the filter circuit. Adding a ground plane around the filter network can add additional noise immunity.
Figure 45 and Figure 46 demonstrates correct kelvin current sensing.
Current Direction
R SNS
Figure 46. Sense Resistor, Ground Shield, and Filter Circuit Layout
Figure 47. Use Wide Copper Traces to Lower the Inductance of Bypass Capacitors C1, C2, and C3
Figure 48. Recommended Spark-Gap Pattern Helps Protect Communication Lines from ESD
CHARGE THERMISTORS
AND
DISCHARGE
PATH 2ND LEVEL
PROTECTOR
CURRENT LEDS
FILTER
SENSE
RESISTOR
CHARGE
AND
DISCHARGE
PATH
FILTER
COMPONENTS
12.3 Trademarks
Impedance Track, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
12.4 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
12.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
www.ti.com 6-Feb-2020
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
BQ40Z50RSMR-R1 ACTIVE VQFN RSM 32 3000 Green (RoHS NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ40Z50
& no Sb/Br)
BQ40Z50RSMT-R1 ACTIVE VQFN RSM 32 250 Green (RoHS NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ40Z50
& no Sb/Br)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 6-Feb-2020
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 31-Jul-2020
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 31-Jul-2020
Pack Materials-Page 2
GENERIC PACKAGE VIEW
RSM 32 VQFN - 1 mm max height
4 x 4, 0.4 mm pitch PLASTIC QUAD FLATPACK - NO LEAD
This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4224982/A
www.ti.com
PACKAGE OUTLINE
RSM0032A SCALE 3.000
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
4.1 B
A
3.9
0.25
0.15
DETAIL
OPTIONAL TERMINAL
TYPICAL
1 MAX C
SEATING PLANE
0.05
0.08 C
0.00
2X 2.8
1.4 0.05 (0.2) TYP
4X (0.45)
9 16
28X 0.4
8
17
EXPOSED
THERMAL PAD
2X SYMM
33
2.8
24 0.25
1 32X
SEE TERMINAL 0.15
DETAIL 0.1 C A B
PIN 1 ID 32 25 0.05
SYMM
(OPTIONAL) 0.5
32X
0.3
4219107/A 11/2017
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
RSM0032A VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
( 1.4)
SYMM
32 25
32X (0.6)
1
32X (0.2) 24
SYMM 33
(3.8)
28X (0.4)
( 0.2) VIA
8 17
(R0.05)
TYP
9 16
(3.8)
EXPOSED METAL
SOLDER MASK METAL UNDER
OPENING SOLDER MASK
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
RSM0032A VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
( 1.3)
32 25 (R0.05) TYP
32X (0.6)
1
32X (0.2) 24
SYMM 33
(3.8)
28X (0.4)
METAL
TYP
8 17
9 16
SYMM
(3.8)
4219107/A 11/2017
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated