PowerFactory 2022

Technical Reference

DIgSILENT Library - DSL Macros

Documentation
F2022

POWER SYSTEM SOLUTIONS

MADE IN GERMANY
 Publisher:
DIgSILENT GmbH
Heinrich-Hertz-Straße 9
72810 Gomaringen / Germany
Tel.: +49 (0) 7072-9168-0
Fax: +49 (0) 7072-9168-88
[email protected]

Please visit our homepage at:

https://www.digsilent.de

Copyright © 2021 DIgSILENT GmbH

All rights reserved. No part of this
publication may be reproduced or
distributed in any form without written
permission of DIgSILENT GmbH.

December 22, 2021

PowerFactory 2022
Revision 1
Contents

Contents

1 General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

1.1 General naming convention for DSL macros . . . . . . . . . . . . . . . . . 1

2 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

2.1 Analytical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

2.1.1 a(x-c1)(x-c2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

2.1.2 axˆ2 + bx + c . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

2.1.3 mx + n . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

2.2 Lookup Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

2.2.1 Inverse Lookup array (linear) . . . . . . . . . . . . . . . . . . . . 4

2.2.2 Inverse Lookup array object (linear) . . . . . . . . . . . . . . . . 4

2.2.3 Lookup array (linear) . . . . . . . . . . . . . . . . . . . . . . . . 5

2.2.4 Lookup array (linear_noclipping) . . . . . . . . . . . . . . . . . . 5

2.2.5 Lookup array (spline) . . . . . . . . . . . . . . . . . . . . . . . . 5

2.2.6 Lookup array 1x3 (linear_fixed) . . . . . . . . . . . . . . . . . . 6

2.2.7 Lookup array 1x3 (linear_variable) . . . . . . . . . . . . . . . . 6

2.2.8 Lookup array 1x4 (linear_fixed) . . . . . . . . . . . . . . . . . . 7

2.2.9 Lookup array 1x4 (linear_variable) . . . . . . . . . . . . . . . . 7

2.2.10 Lookup array object (linear) . . . . . . . . . . . . . . . . . . . . 7

2.2.11 Lookup array object (linear_noclipping) . . . . . . . . . . . . . . 8

2.2.12 Lookup array object (spline) . . . . . . . . . . . . . . . . . . . . 8

2.2.13 Lookup matrix (linear) . . . . . . . . . . . . . . . . . . . . . . . 8

2.2.14 Lookup matrix (spline) . . . . . . . . . . . . . . . . . . . . . . . 9

2.2.15 Lookup matrix object (linear) . . . . . . . . . . . . . . . . . . . . 9

2.2.16 Lookup matrix object (spline) . . . . . . . . . . . . . . . . . . . 10

3 Comparators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

3.1 Basic Comparators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

3.1.1 yi equals C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

3.1.2 yi greater than C . . . . . . . . . . . . . . . . . . . . . . . . . . 10

3.1.3 yi greater than or equal C . . . . . . . . . . . . . . . . . . . . . 11

DIgSILENT PowerFactory 2022, Technical Reference i

DIgSILENT Library - DSL Macros Documentation ()
Contents

3.1.4 yi less than C . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

3.1.5 yi less than or equal C . . . . . . . . . . . . . . . . . . . . . . . 12

3.1.6 yi not equals C . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

3.1.7 yi1 equals yi2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

3.1.8 yi1 greater than or equal yi2 . . . . . . . . . . . . . . . . . . . . 12

3.1.9 yi1 greater than yi2 . . . . . . . . . . . . . . . . . . . . . . . . . 13

3.1.10 yi1 less or equal than yi2 . . . . . . . . . . . . . . . . . . . . . . 13

3.1.11 yi1 less than yi2 . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

3.1.12 yi1 not equals yi2 . . . . . . . . . . . . . . . . . . . . . . . . . . 14

3.2 Comparators with Pick-up/Drop-off . . . . . . . . . . . . . . . . . . . . . . 14

3.2.1 abs(in) greater than C _ip . . . . . . . . . . . . . . . . . . . . . 14

3.2.2 abs(in) less than C _ip . . . . . . . . . . . . . . . . . . . . . . . 15

3.2.3 yi equals C _ip . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.2.4 yi greater than C _ip . . . . . . . . . . . . . . . . . . . . . . . . 15

3.2.5 yi greater than or equal C _ip . . . . . . . . . . . . . . . . . . . 16

3.2.6 yi less than C _ip . . . . . . . . . . . . . . . . . . . . . . . . . . 16

3.2.7 yi less than or equal C _ip . . . . . . . . . . . . . . . . . . . . . 17

3.2.8 yi1 equals yi2 _ip . . . . . . . . . . . . . . . . . . . . . . . . . . 17

3.2.9 yi1 greater than or equal yi2 _ip . . . . . . . . . . . . . . . . . . 17

3.2.10 yi1 greater than yi2 _ip . . . . . . . . . . . . . . . . . . . . . . . 18

3.2.11 yi1 less than or equal yi2 _ip . . . . . . . . . . . . . . . . . . . . 18

3.2.12 yi1 less than yi2 _ip . . . . . . . . . . . . . . . . . . . . . . . . . 19

3.3 Comparators with Threshold . . . . . . . . . . . . . . . . . . . . . . . . . 19

3.3.1 yi greater than C _eps . . . . . . . . . . . . . . . . . . . . . . . 19

3.3.2 yi less than C _eps . . . . . . . . . . . . . . . . . . . . . . . . . 20

3.3.3 yi1 greater than yi2 _eps . . . . . . . . . . . . . . . . . . . . . . 20

3.3.4 yi1 less than yi2 _eps . . . . . . . . . . . . . . . . . . . . . . . . 20

4 Constants . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

4.1 -C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

4.2 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

4.3 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

DIgSILENT PowerFactory 2022, Technical Reference ii

DIgSILENT Library - DSL Macros Documentation ()
Contents

4.4 1/SQRT2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

4.5 2PI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

4.6 Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

4.7 C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

4.8 C1/C2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

4.9 E. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

4.10 PI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

4.11 PI/2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

4.12 SQRT(2/3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

4.13 SQRT(3/2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

4.14 SQRT(C1/C2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

4.15 SQRT2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

4.16 SQRT3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

5 DSL Special Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

5.1 aflipflop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

5.2 balanced . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

5.3 delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

5.4 flipflop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

5.5 gradlim_const . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

5.6 invlapprox . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

5.7 lapprox . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

5.8 lapprox2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

5.9 lapproxext . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

5.10 lastvalue . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

5.11 lim . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

5.12 lim_const . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

5.13 movingavg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

5.14 picdro . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

5.15 picdro_const . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

5.16 rms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

5.17 sapprox . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

DIgSILENT PowerFactory 2022, Technical Reference iii

DIgSILENT Library - DSL Macros Documentation ()
Contents

5.18 sapprox2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

5.19 select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

5.20 select_const . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

5.21 selfix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

5.22 selfix_const . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

5.23 time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

6 Deadbands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

6.1 Backlash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

6.2 Deadband . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

6.3 Deadband [p;p] _bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

6.4 Deadband _bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

6.5 Deadband discontinuous . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

6.6 Deadband offset [p;p] _bypass . . . . . . . . . . . . . . . . . . . . . . . . 33

6.7 Deadband offset _bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

6.8 Deadband stepped [p;p] _bypass . . . . . . . . . . . . . . . . . . . . . . . 33

6.9 Deadband stepped _bypass . . . . . . . . . . . . . . . . . . . . . . . . . . 33

7 Delays . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

7.1 Keˆ-sT _bypass_incforward . . . . . . . . . . . . . . . . . . . . . . . . . . 34

7.2 Keˆ-sT _incforward . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

7.3 Pade approximant R12 _incbackward . . . . . . . . . . . . . . . . . . . . 34

7.4 Pade approximant R12 _incforward . . . . . . . . . . . . . . . . . . . . . . 35

7.5 eˆ-s0.01 _incforward . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

7.6 eˆ-sT _bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

7.7 eˆ-sT _bypass_incbackward . . . . . . . . . . . . . . . . . . . . . . . . . . 36

7.8 eˆ-sT _bypass_incforward . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

7.9 eˆ-sT _incbackward . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

7.10 eˆ-sT _incforward . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

7.11 lastvalue . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

7.12 lastvalue _incbackward . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

7.13 lastvalue _incforward . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

8 Derivatives . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

DIgSILENT PowerFactory 2022, Technical Reference iv

DIgSILENT Library - DSL Macros Documentation ()
Contents

8.1 s/(1+sT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

8.2 sK/(1+0.01s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

8.3 sK/(1+sT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

8.4 sK/(1+sT) _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

9 Electric Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

9.1 El. Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

9.2 PQ Calculator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

9.3 Power_base . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

10 Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

10.1 Band Pass Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

10.1.1 (H0w0/Q)s/(w0ˆ2+sw0/Q+sˆ2) . . . . . . . . . . . . . . . . . . . 41

10.1.2 s/(w0ˆ2+sˆ2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

10.2 High Pass Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

10.2.1 -sT/(1+sT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

10.2.2 -sT/(1+sT) _bypass . . . . . . . . . . . . . . . . . . . . . . . . . 43

10.2.3 sKT/(1+sT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

10.2.4 sKTd/(1+sT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

10.2.5 sT/(1+sT) _bypass . . . . . . . . . . . . . . . . . . . . . . . . . 44

10.2.6 sT/(1+sT) _enable . . . . . . . . . . . . . . . . . . . . . . . . . 45

10.2.7 sTb/(1+sTa) _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

10.2.8 sTld/(1+sTlg) _fb . . . . . . . . . . . . . . . . . . . . . . . . . . 45

10.3 Low Pass Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

10.3.1 with reset (to initial value) . . . . . . . . . . . . . . . . . . . . . 46

10.3.2 with reset (to input signal value) . . . . . . . . . . . . . . . . . . 50

10.3.3 Basic Low Pass Filters . . . . . . . . . . . . . . . . . . . . . . . 53

10.4 Moving Average Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

10.4.1 MovingAverage (stateless) . . . . . . . . . . . . . . . . . . . . . 65

10.4.2 MovingAverage _enable_incforward . . . . . . . . . . . . . . . . 66

10.4.3 MovingAverage _incforward . . . . . . . . . . . . . . . . . . . . 66

10.5 Notch Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

10.5.1 (sˆ2+wnˆ2)/(sˆ2+sBw+wnˆ2) . . . . . . . . . . . . . . . . . . . . 66

DIgSILENT PowerFactory 2022, Technical Reference v

DIgSILENT Library - DSL Macros Documentation ()
Contents

10.5.2 (sˆ2+wnˆ2)/(sˆ2+sBw+wnˆ2) _bypass . . . . . . . . . . . . . . . 67

10.6 Other Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67

10.6.1 ((1+sTz)/(1+sTp)ˆM)ˆN . . . . . . . . . . . . . . . . . . . . . . . 67

11 Gains . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

11.1 Multiply (-1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

11.2 Multiply (-K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

11.3 Multiply (1-K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

11.4 Multiply (1-K1-K2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

11.5 Multiply 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

11.6 Multiply 1/K . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

11.7 Multiply 1/K [p;p] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

11.8 Multiply 1/K1K2 [p;p] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

11.9 Multiply 1/SQRT2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

11.10 Multiply 1/SQRT3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71

11.11 Multiply K . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71

11.12 Multiply K [p;p] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71

11.13 Multiply K1 K2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

11.14 Multiply K1 K2 / K3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

11.15 Multiply K1 K2 K3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

11.16 Multiply K1/K2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

11.17 Multiply PI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

11.18 Multiply SQRT(2/3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

11.19 Multiply SQRT(3/2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

11.20 Multiply SQRT(K1/K2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74

11.21 Multiply SQRT2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74

11.22 Multiply SQRT3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74

12 Higher Order Transfer Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

12.1 (1+B1s+B2ss)/(1+A1s+A2ss) _bypass . . . . . . . . . . . . . . . . . . . . 75

12.2 (1+KsTc)/((1+sTa)(1+sTb)(1+sTc)) _bypass . . . . . . . . . . . . . . . . . 75

12.3 (1+b1s+b2ss)/(1+a1s+a2ss) . . . . . . . . . . . . . . . . . . . . . . . . . 76

12.4 (1+sT3)/(1+sT1+ssT1T2) _bypass . . . . . . . . . . . . . . . . . . . . . . 76

DIgSILENT PowerFactory 2022, Technical Reference vi

DIgSILENT Library - DSL Macros Documentation ()
Contents

12.5 (1+sT3+ssT4)/(1+sT1+ssT2) . . . . . . . . . . . . . . . . . . . . . . . . . 76

12.6 (1+sTb)(sTa)ˆ2/(1+sTa)ˆ4 . . . . . . . . . . . . . . . . . . . . . . . . . . . 77

12.7 (1+ssT3)/(1+sT1+ssT2) _bypass . . . . . . . . . . . . . . . . . . . . . . . 77

12.8 (A0+sA1+ssA2)/(B0+sB1+ssB2) _bypass . . . . . . . . . . . . . . . . . . 77

12.9 (ss)/(Ass+Bs+1) _bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . 78

12.10 (ss+ww)/(ss+sB+ww) _bypass . . . . . . . . . . . . . . . . . . . . . . . . 78

12.11 1/(1+s(2 x zeta)/wc+ ss/(wc x wc)) . . . . . . . . . . . . . . . . . . . . . . 78

12.12 1/(1+sT1+ssT2) _bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . 79

12.13 K(1+sT1)(1+sT2)/(s(1+sT3)) [(p;p)] . . . . . . . . . . . . . . . . . . . . . . 79

12.14 K(1+sTd)/((1+sTa)(1+sTb)s) (p;p) _bypass . . . . . . . . . . . . . . . . . 80

12.15 e(-sTd)/((1+sT1)(1+sT1)) . . . . . . . . . . . . . . . . . . . . . . . . . . . 80

12.16 sˆ2K/(1+sT)ˆ2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80

13 Integrators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

13.1 with reset (to initial value) . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

13.1.1 1/s (p;p) _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

13.1.2 1/s (s;s) _enable_reset . . . . . . . . . . . . . . . . . . . . . . . 81

13.1.3 1/s [p;p] _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . 82

13.1.4 1/s [p] _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82

13.1.5 1/s [s;s] _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . 83

13.1.6 1/s [s] _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83

13.1.7 1/s _enable_reset . . . . . . . . . . . . . . . . . . . . . . . . . . 84

13.1.8 1/s _incfreeze _reset . . . . . . . . . . . . . . . . . . . . . . . . 84

13.1.9 1/s _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85

13.1.10 1/sT _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85

13.1.11 1/sT (p) _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . 86

13.1.12 1/sT (p) _fb_reset . . . . . . . . . . . . . . . . . . . . . . . . . . 86

13.1.13 1/sT (p; _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87

13.1.14 1/sT (p; _fb_reset . . . . . . . . . . . . . . . . . . . . . . . . . . 87

13.1.15 1/sT (p;p) _fb_reset . . . . . . . . . . . . . . . . . . . . . . . . . 88

13.1.16 1/sT (p;s) _fb_reset . . . . . . . . . . . . . . . . . . . . . . . . . 88

13.1.17 1/sT (pp;pp) _reset . . . . . . . . . . . . . . . . . . . . . . . . . 89

DIgSILENT PowerFactory 2022, Technical Reference vii

DIgSILENT Library - DSL Macros Documentation ()
Contents

13.1.18 1/sT (s;p) _fb_reset . . . . . . . . . . . . . . . . . . . . . . . . . 89

13.1.19 1/sT (s;s) _fb_reset . . . . . . . . . . . . . . . . . . . . . . . . . 90

13.1.20 1/sT ;p) _fb_reset . . . . . . . . . . . . . . . . . . . . . . . . . . 90

13.1.21 1/sT ;p) _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91

13.1.22 1/sT ;p] _fb_reset . . . . . . . . . . . . . . . . . . . . . . . . . . 91

13.1.23 1/sT ;p] _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

13.1.24 1/sT [p; _fb_reset . . . . . . . . . . . . . . . . . . . . . . . . . . 92

13.1.25 1/sT [p; _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93

13.1.26 1/sT _bypass_incfreeze_reset . . . . . . . . . . . . . . . . . . . 93

13.1.27 1/sT _fb_reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94

13.1.28 1/sT _incfreeze_reset . . . . . . . . . . . . . . . . . . . . . . . . 94

13.2 with reset (to input signal value) . . . . . . . . . . . . . . . . . . . . . . . 95

13.2.1 1/s (p;p) _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . 95

13.2.2 1/s (s;s) _enable_reset_sig . . . . . . . . . . . . . . . . . . . . 95

13.2.3 1/s [p;p] _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . 96

13.2.4 1/s [p] _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . . 96

13.2.5 1/s [s;s] _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . 97

13.2.6 1/s [s] _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . . 97

13.2.7 1/s _enable_reset_sig . . . . . . . . . . . . . . . . . . . . . . . 97

13.2.8 1/s _incfreeze _reset_sig . . . . . . . . . . . . . . . . . . . . . . 98

13.2.9 1/s _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98

13.2.10 1/sT _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . . . 99

13.2.11 1/sT (p) _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . 99

13.2.12 1/sT (p) _fb _reset_sig . . . . . . . . . . . . . . . . . . . . . . . 100

13.2.13 1/sT (p; _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . 100

13.2.14 1/sT (p; _fb_reset_sig . . . . . . . . . . . . . . . . . . . . . . . 101

13.2.15 1/sT (p;p) _fb_reset_sig . . . . . . . . . . . . . . . . . . . . . . 101

13.2.16 1/sT (p;s) _fb_reset_sig . . . . . . . . . . . . . . . . . . . . . . 102

13.2.17 1/sT (pp;pp) _reset_sig . . . . . . . . . . . . . . . . . . . . . . . 102

13.2.18 1/sT (s;p) _fb_reset_sig . . . . . . . . . . . . . . . . . . . . . . 103

13.2.19 1/sT (s;s) _fb_reset_sig . . . . . . . . . . . . . . . . . . . . . . 103

DIgSILENT PowerFactory 2022, Technical Reference viii

DIgSILENT Library - DSL Macros Documentation ()
Contents

13.2.20 1/sT ;p) _fb_reset_sig . . . . . . . . . . . . . . . . . . . . . . . 104

13.2.21 1/sT ;p) _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . 104

13.2.22 1/sT ;p] _fb_sig . . . . . . . . . . . . . . . . . . . . . . . . . . . 105

13.2.23 1/sT ;p] _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . 105

13.2.24 1/sT [p; _fb_reset_sig . . . . . . . . . . . . . . . . . . . . . . . 106

13.2.25 1/sT [p; _reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . 106

13.2.26 1/sT _bypass_incfreeze_reset_sig . . . . . . . . . . . . . . . . 107

13.2.27 1/sT _fb_reset_sig . . . . . . . . . . . . . . . . . . . . . . . . . 107

13.2.28 1/sT _incfreeze_reset_sig . . . . . . . . . . . . . . . . . . . . . 108

13.3 Basic Integrators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108

13.3.1 1/s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108

13.3.2 1/s (p;p) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108

13.3.3 1/s (s;s) _enable . . . . . . . . . . . . . . . . . . . . . . . . . . 109

13.3.4 1/s [p;p] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109

13.3.5 1/s [p] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110

13.3.6 1/s [s;s] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110

13.3.7 1/s [s] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110

13.3.8 1/s _enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111

13.3.9 1/s _incfreeze . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111

13.3.10 1/sT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112

13.3.11 1/sT (p) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112

13.3.12 1/sT (p) _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113

13.3.13 1/sT (p; . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113

13.3.14 1/sT (p; _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113

13.3.15 1/sT (p;p) _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114

13.3.16 1/sT (p;s) _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114

13.3.17 1/sT (pp;pp) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115

13.3.18 1/sT (s;p) _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115

13.3.19 1/sT (s;s) _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116

13.3.20 1/sT ;p) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116

13.3.21 1/sT ;p) _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117

DIgSILENT PowerFactory 2022, Technical Reference ix

DIgSILENT Library - DSL Macros Documentation ()
Contents

13.3.22 1/sT ;p] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117

13.3.23 1/sT ;p] _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117

13.3.24 1/sT [p; . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118

13.3.25 1/sT [p; _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118

13.3.26 1/sT _bypass_incfreeze . . . . . . . . . . . . . . . . . . . . . . 119

13.3.27 1/sT _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119

13.3.28 1/sT _incfreeze . . . . . . . . . . . . . . . . . . . . . . . . . . . 120

13.3.29 K/s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120

13.3.30 K/s (p;p) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120

13.3.31 K/s [(s;s)] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121

14 Lead-lag Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121

14.1 (1+ATs)/(1+BTs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121

14.2 (1+sTb)/(1+sTa) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122

14.3 (1+sTb)/(1+sTa) [(p;p)] _bypass . . . . . . . . . . . . . . . . . . . . . . . . 122

14.4 (1+sTb)/(1+sTa) [(p;p)] _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . 123

14.5 (1+sTb)/(1+sTa) [(pp;pp)] _bypass . . . . . . . . . . . . . . . . . . . . . . 123

14.6 (1+sTb)/(1+sTa) _bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . 123

14.7 (1+sTld)/(1+sTlg) and sx . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124

14.8 (1-ATs)/(1+sAT/2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124

14.9 (1-sT)/(1+sT/2) _bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124

14.10 (K+sTb)/(1+sTa) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125

14.11 (a+sbT)/(1+sT) _bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125

14.12 K(1+sTb)/(1+sTa) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125

14.13 K(1+sTld)/(1+sTlg) _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126

14.14 K(A1+sT1)/(A2+sT2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126

14.15 K(A1+sT1)/(A2+sT2) [(p;p)] _fb . . . . . . . . . . . . . . . . . . . . . . . . 127

14.16 K(A1+sT1)/(A2+sT2) _fb . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127

14.17 a23(1+(a11-a13a21/a23)sTw)/(1+a11sTw) . . . . . . . . . . . . . . . . . . 127

15 Limiters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128

15.1 Limit ;p] _eps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128

15.2 Limit [p; _eps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128

DIgSILENT PowerFactory 2022, Technical Reference x

DIgSILENT Library - DSL Macros Documentation ()
Contents

15.3 Limit [p;p] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129

15.4 Limit [p;p] _eps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129

15.5 Limit [p] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129

15.6 Limit [p] (using min/max) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129

15.7 Limit [p] _eps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130

15.8 Limit [s;s] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130

15.9 Limit [s;s] _eps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130

15.10 Limit [sp;sp] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131

15.11 Limit lower [p; . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131

15.12 Limit upper ;p] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131

15.13 Rate limiter ;p} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131

15.14 Rate limiter base ;p} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132

15.15 Rate limiter base {p; . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132

15.16 Rate limiter base {p;p} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132

15.17 Rate limiter base {p} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132

15.18 Rate limiter {p; . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133

15.19 Rate limiter {p;p} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133

15.20 Rate limiter {p} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133

15.21 Rate limiter {s;s} _buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134

16 Logic Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134

16.1 Basic Logic Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134

16.1.1 AND2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134

16.1.2 AND3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135

16.1.3 AND4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135

16.1.4 EOR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135

16.1.5 EQUAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136

16.1.6 NOR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136

16.1.7 NOT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137

16.1.8 OR2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137

16.1.9 OR3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138

16.1.10 OR4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138

DIgSILENT PowerFactory 2022, Technical Reference xi

DIgSILENT Library - DSL Macros Documentation ()
Contents

16.2 Logic Functions with Pick-up/Drop-off . . . . . . . . . . . . . . . . . . . . 139

16.2.1 2_out_of_3 _ip . . . . . . . . . . . . . . . . . . . . . . . . . . . 139

16.2.2 AND2 _ip . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139

16.2.3 AND3 _ip . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139

16.2.4 Invert Logic _ip . . . . . . . . . . . . . . . . . . . . . . . . . . . 140

16.2.5 NOT _ip . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140

16.2.6 OR2 _ip . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141

16.2.7 OR3 _ip . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141

16.3 Special Logic Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142

16.3.1 Bistable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142

16.3.2 Edge detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142

16.3.3 Monostable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143

17 Math Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143

17.1 Basic Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143

17.1.1 ABS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143

17.1.2 CEIL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144

17.1.3 EXP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144

17.1.4 FLOOR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144

17.1.5 FRAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144

17.1.6 LN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145

17.1.7 LOG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145

17.1.8 MAX2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145

17.1.9 MAX3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145

17.1.10 MAX4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146

17.1.11 MIN2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146

17.1.12 MIN3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146

17.1.13 MIN4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147

17.1.14 MODULO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147

17.1.15 RECIPROCAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147

17.1.16 RECIPROCAL _fb . . . . . . . . . . . . . . . . . . . . . . . . . 147

17.1.17 ROUND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148

DIgSILENT PowerFactory 2022, Technical Reference xii

DIgSILENT Library - DSL Macros Documentation ()
Contents

17.1.18 SIGN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148

17.1.19 SQRT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148

17.1.20 xˆ2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148

17.1.21 xˆp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149

17.2 Complex Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149

17.2.1 ADD COMPLEX . . . . . . . . . . . . . . . . . . . . . . . . . . 149

17.2.2 CONJ COMPLEX . . . . . . . . . . . . . . . . . . . . . . . . . . 149

17.2.3 DIV COMPLEX . . . . . . . . . . . . . . . . . . . . . . . . . . . 150

17.2.4 MAG COMPLEX . . . . . . . . . . . . . . . . . . . . . . . . . . 150

17.2.5 MUL COMPLEX . . . . . . . . . . . . . . . . . . . . . . . . . . 150

17.2.6 SUB COMPLEX . . . . . . . . . . . . . . . . . . . . . . . . . . . 150

17.2.7 TO POLAR COMPLEX . . . . . . . . . . . . . . . . . . . . . . . 151

17.2.8 TO RECTANGULAR COMPLEX . . . . . . . . . . . . . . . . . . 151

17.3 Trigonometric Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151

17.3.1 ACOS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151

17.3.2 ASIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151

17.3.3 ATAN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152

17.3.4 ATAN2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152

17.3.5 ATAN2D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152

17.3.6 ATAND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153

17.3.7 COS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153

17.3.8 COSD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153

17.3.9 COSH . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153

17.3.10 COSHD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154

17.3.11 SIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154

17.3.12 SIND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154

17.3.13 SINH . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154

17.3.14 SINHD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155

17.3.15 TAN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155

17.3.16 TAND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155

17.3.17 TANH . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156

DIgSILENT PowerFactory 2022, Technical Reference xiii

DIgSILENT Library - DSL Macros Documentation ()
Contents

17.3.18 TANHD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156

18 Mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156

18.1 1/(2Hs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156

18.2 Accelerating Power (simple) . . . . . . . . . . . . . . . . . . . . . . . . . . 156

18.3 Accelerating Power IPB . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157

18.4 Gear Box . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157

18.5 Mass_J . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157

18.6 P/omg -> Torque . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157

18.7 Pt/Pturb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158

18.8 Shaft J-k and Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158

18.9 Shaft i-J . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158

18.10 Shaft i-J-k . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159

18.11 Shaft i-J-k and Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159

18.12 Spring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159

19 PI(D) Controllers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159

19.1 with reset (to initial value) . . . . . . . . . . . . . . . . . . . . . . . . . . . 160

19.1.1 Kc+1/sTi [(p;p)] (tunable) _rst_hold . . . . . . . . . . . . . . . . 160

19.1.2 Kc+1/sTi [(p;p)](rise time)_rst_hold . . . . . . . . . . . . . . . . 161

19.1.3 Kp(1/Ti+s)/s (s) _rst (variant) . . . . . . . . . . . . . . . . . . . 162

19.1.4 Kp(1/Ti+s)/s (s) _rst_hold . . . . . . . . . . . . . . . . . . . . . 163

19.1.5 Kp(1/Ti+s)/s _rst_hold . . . . . . . . . . . . . . . . . . . . . . . 163

19.1.6 Kp+1/sTi [(p;p)] _rst_hold . . . . . . . . . . . . . . . . . . . . . 164

19.1.7 Kp+1/sTi _rst_hold . . . . . . . . . . . . . . . . . . . . . . . . . 164

19.1.8 Kp+Ki/s (s) _rst_hold . . . . . . . . . . . . . . . . . . . . . . . . 165

19.1.9 Kp+Ki/s [(p;p)] _rst_hold . . . . . . . . . . . . . . . . . . . . . . 166

19.1.10 Kp+Ki/s [p;p](pv;pv) _rst_hold . . . . . . . . . . . . . . . . . . . 166

19.1.11 Kp+Ki/s [s;s](sv;sv) _rst_hold . . . . . . . . . . . . . . . . . . . 167

19.1.12 Kp+Ki/s _rst_hold . . . . . . . . . . . . . . . . . . . . . . . . . . 167

19.1.13 Kp+Ki/s+sKd/(1+sTd) [(p;p)] _rst_hold . . . . . . . . . . . . . . 168

19.2 with reset (to input signal value) . . . . . . . . . . . . . . . . . . . . . . . 169

19.2.1 Kc+1/sTi [(p;p)] (tunable) _rst_sig_hold . . . . . . . . . . . . . . 169

DIgSILENT PowerFactory 2022, Technical Reference xiv

DIgSILENT Library - DSL Macros Documentation ()
Contents

19.2.2 Kc+1/sTi [(p;p)](rise time)_rst_sig_hold . . . . . . . . . . . . . . 170

19.2.3 Kp(1/Ti+s)/s (s) _rst_sig_hold . . . . . . . . . . . . . . . . . . . 171

19.2.4 Kp(1/Ti+s)/s _rst_sig_hold . . . . . . . . . . . . . . . . . . . . . 172

19.2.5 Kp+1/sTi [(p;p)] _rst_sig_hold . . . . . . . . . . . . . . . . . . . 172

19.2.6 Kp+1/sTi _rst_sig_hold . . . . . . . . . . . . . . . . . . . . . . . 173

19.2.7 Kp+Ki/s (s) _rst_sig_hold . . . . . . . . . . . . . . . . . . . . . . 173

19.2.8 Kp+Ki/s [(p;p)] _rst_sig_hold . . . . . . . . . . . . . . . . . . . . 174

19.2.9 Kp+Ki/s [p;p](pv;pv) _rst_sig_hold . . . . . . . . . . . . . . . . . 175

19.2.10 Kp+Ki/s [s;s](sv;sv) _rst_sig_hold . . . . . . . . . . . . . . . . . 175

19.2.11 Kp+Ki/s _rst_sig_hold . . . . . . . . . . . . . . . . . . . . . . . 176

19.2.12 Kp+Ki/s+sKd/(1+sTd) [(p;p)] _rstsig_hold . . . . . . . . . . . . . 176

19.3 Basic PI(D) Controllers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177

19.3.1 (1+sT)/KsT [(p;p)] . . . . . . . . . . . . . . . . . . . . . . . . . . 177

19.3.2 (1+sT)/KsT {p}[(p;p)] . . . . . . . . . . . . . . . . . . . . . . . . 178

19.3.3 (1+sTb)/sTa . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178

19.3.4 (1+sTp)/sTi ;p)] . . . . . . . . . . . . . . . . . . . . . . . . . . . 179

19.3.5 1+K/sT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179

19.3.6 Kp(1/Ti+s)/s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179

19.3.7 Kp(1/Ti+s)/s (s) . . . . . . . . . . . . . . . . . . . . . . . . . . . 180

19.3.8 Kp+1/sTi . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180

19.3.9 Kp+1/sTi [(p;p)] . . . . . . . . . . . . . . . . . . . . . . . . . . . 181

19.3.10 Kp+Ki/s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181

19.3.11 Kp+Ki/s (s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182

19.3.12 Kp+Ki/s [(p;p)] . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182

19.3.13 Kp+Ki/s [p;p](pv;pv) . . . . . . . . . . . . . . . . . . . . . . . . . 183

19.3.14 Kp+Ki/s [s;s](sv;sv) . . . . . . . . . . . . . . . . . . . . . . . . . 183

19.3.15 Kp+Ki/s+sKd/(1+sTd) [(p;p)] . . . . . . . . . . . . . . . . . . . . 184

20 Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184

20.1 Clock (t>0) _par . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184

20.2 Clock (t>0) _sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185

20.3 Clock (t>t0) _par . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185

DIgSILENT PowerFactory 2022, Technical Reference xv

DIgSILENT Library - DSL Macros Documentation ()
Contents

20.4 Clock (t>t0) _sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186

20.5 Clock _par . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186

20.6 Clock _sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186

20.7 Pulse . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187

20.8 Sawtooth Wave Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . 187

20.9 Sawtooth Wave Generator _ip . . . . . . . . . . . . . . . . . . . . . . . . 187

20.10 Sine Wave Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187

20.11 Sine Wave Generator (t>t0) . . . . . . . . . . . . . . . . . . . . . . . . . . 188

20.12 Square Wave Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188

20.13 Square Wave Generator_ip . . . . . . . . . . . . . . . . . . . . . . . . . . 188

20.14 Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189

20.15 Triangle Wave Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . 189

20.16 Triangle Wave Generator_ip . . . . . . . . . . . . . . . . . . . . . . . . . . 189

21 Switches / Selectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190

21.1 Enable 1 sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190

21.2 Enable 1 sig _hold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190

21.3 Enable 2 sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190

21.4 Enable 2 sig _hold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191

21.5 Enable 3 sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191

21.6 Enable 3 sig _hold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191

21.7 Enable 4 sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192

21.8 Enable 4 sig _hold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192

21.9 Enable 5 sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192

21.10 Enable 5 sig _hold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192

21.11 Enable 6 sig _hold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193

21.12 Enable 7 sig _hold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193

21.13 Enable 8 sig _hold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193

21.14 Enable signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194

21.15 Enable signal (fixed) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194

21.16 Switch par 1->1 by par . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194

21.17 Switch par 1->1 by par (fixed) . . . . . . . . . . . . . . . . . . . . . . . . . 195

DIgSILENT PowerFactory 2022, Technical Reference xvi

DIgSILENT Library - DSL Macros Documentation ()
Contents

21.18 Switch par 1->2 by par . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195

21.19 Switch par 1->2 by sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195

21.20 Switch par 2->1 by par . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196

21.21 Switch par 2->1 by sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196

21.22 Switch sig 1->1 by sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196

21.23 Switch sig 1->1 by sig (fixed) . . . . . . . . . . . . . . . . . . . . . . . . . 196

21.24 Switch sig 1->2 by par . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197

21.25 Switch sig 1->2 by par (bool) . . . . . . . . . . . . . . . . . . . . . . . . . 197

21.26 Switch sig 1->2 by sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197

21.27 Switch sig 2->1 (NOT EQ K) by s/p . . . . . . . . . . . . . . . . . . . . . . 198

21.28 Switch sig 2->1 by par . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198

21.29 Switch sig 2->1 by par (bool) . . . . . . . . . . . . . . . . . . . . . . . . . 198

21.30 Switch sig 2->1 by sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198

21.31 Switch sig 2->1 by sig (bool) . . . . . . . . . . . . . . . . . . . . . . . . . 199

21.32 Switch sig 2->1 by sig (fixed) . . . . . . . . . . . . . . . . . . . . . . . . . 199

21.33 Switch sig 3->1 by sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199

21.34 Switch sig 4->1 by sig . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199

21.35 Switch sw equal C 2s->1s . . . . . . . . . . . . . . . . . . . . . . . . . . . 200

21.36 Switch sw greater than C 2s->1s . . . . . . . . . . . . . . . . . . . . . . . 200

21.37 Switch sw greater than or equal C 2s->1s . . . . . . . . . . . . . . . . . . 200

21.38 Switch sw not equal C 2s->1s . . . . . . . . . . . . . . . . . . . . . . . . . 201

21.39 Switch sw smaller than C 2s->1s . . . . . . . . . . . . . . . . . . . . . . . 201

21.40 Switch sw smaller than or equal C 2s->1s . . . . . . . . . . . . . . . . . . 201

22 Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201

22.1 Timer _reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202

22.2 Timer (reset/hold reset/t0) _reset_incfw . . . . . . . . . . . . . . . . . . . 202

23 Transformations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202

23.1 Clarke transform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202

23.2 Inverse Clarke transform . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203

23.3 Inverse Park transform (dq) . . . . . . . . . . . . . . . . . . . . . . . . . . 203

23.4 Inverse Park transform (dq0) . . . . . . . . . . . . . . . . . . . . . . . . . 203

DIgSILENT PowerFactory 2022, Technical Reference xvii

DIgSILENT Library - DSL Macros Documentation ()
Contents

23.5 Park transform (dq) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204

23.6 Park transform (dq0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204

23.7 RMS value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204

23.8 RMS value p.u. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205

23.9 U seq/ab0 -> U abc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205

23.10 abc->dq0 (power invariant – align a->d) . . . . . . . . . . . . . . . . . . . 206

23.11 abc->dq0 (power invariant – align a->q) . . . . . . . . . . . . . . . . . . . 206

23.12 abc->dq0 (power variant – align a->d) . . . . . . . . . . . . . . . . . . . . 206

23.13 abc->dq0 (power variant – align a->q) . . . . . . . . . . . . . . . . . . . . 207

23.14 dq0->abc (power invariant – align a->d) . . . . . . . . . . . . . . . . . . . 207

23.15 dq0->abc (power invariant – align a->q) . . . . . . . . . . . . . . . . . . . 207

23.16 dq0->abc (power variant – align a->d) . . . . . . . . . . . . . . . . . . . . 207

23.17 dq0->abc (power variant – align a->q) . . . . . . . . . . . . . . . . . . . . 208

24 Unit Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 208

24.1 Hz -> p.u. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 208

24.2 Nm -> p.u. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 208

24.3 abs -> p.u. (par) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 209

24.4 abs -> p.u. (sig) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 209

24.5 deg -> rad . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 209

24.6 p.u. -> Hz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 209

24.7 p.u. -> abs (par) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210

24.8 p.u. -> abs (sig) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210

24.9 p.u. -> rpm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210

24.10 rad -> deg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210

24.11 rad/s -> rpm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 211

24.12 rpm -> p.u. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 211

24.13 rpm -> rad/s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 211

DIgSILENT PowerFactory 2022, Technical Reference xviii

DIgSILENT Library - DSL Macros Documentation ()
1 General Description

1 General Description

This document describes the PowerFactory global library DSL macros.

1.1 General naming convention for DSL macros

A general naming convention is adopted for the global library macros in PowerFactory . The
naming convention of DSL macro objects is as follows:

F {z ame} {s\p\v;
| unctionN |
s\p\v}[s\p\v; s\p\v](s\p\v; s\p\v) _opt1_opt2_opt3. . .
{z } | {z }
function identifier Limits section Options section

In the above, “s” stand for input signals, “p” for parameters and “v” for internal variables. The
DSL macro object name (object parameter loc_name) is split in three main parts, as described
below:

• the FunctionName (mandatory) - identifies the main functionality implemented in the macro
(e.g. “1/sT”).
• the Limits section (optional) - contains a compact description of limits existing within the
macro (e.g. “[p;p]” refers to an upper and lower output limiter).
• the Options section (optional) - provides a listing of various macro options or implementa-
tion details which have been programmed into the DSL macro (e.g. “_bypass” refers to a
function which contains a parameter bypass implementation).

The syntax for limits applied to output signals uses square brackets, as defined below:

• [s\p\v; - limiter, lower side (signal/parameter/internal variable), e.g. “1/s [s;” - Integrator
macro, lower output limitation with one signal, no upper output limitation;

• ;s\p\v] - limiter, upper side (signal/parameter/internal variable), e.g. “1/s ;p]” - Integrator
macro, upper output limitation with one parameter, no lower output limitation;
• [s\p\v;s\p\v] - upper and lower limiter, asymmetrical(i.e. with separate parameters/signals/variables),
e.g. “1/s [p;p]” - Integrator macro, lower and upper output limitation with two different pa-
rameters (asymmetrical);

• [s\p\v] - upper and lower limiter (symmetrical i.e. with single parameter/signal/variable)
output limitation, e.g. “1/sT [p]” - Integrator macro, lower and upper limitation with single
parameter (symmetrical)

The syntax for limits applied to state variables (e.g. anti-windup limiters) uses round paranthe-
ses, as defined below:

• (s\p\v; - state variable, low limit (signal/parameter/internal variable), e.g. “1/s (p;” - Inte-
grator macro, state variable low limit with one parameter, no upper state variable limitation;
• ;s\p\v) - state variable, upper limit (using signal/parameter/internal variable), e.g. “1/s ;p)”
- Integrator macro, state variable upper limit with one parameter,no lower state variable
limitation;

DIgSILENT PowerFactory 2022, Technical Reference 1

DIgSILENT Library - DSL Macros Documentation ()
1 General Description

• (s\p\v;s\p\v) - upper and lower state variable limits, asymmetrical(i.e. with separate sig-
nals/parameters/internal variables), e.g. “1/s (p;pv)” - Integrator macro, state variable low
limit depending on a parameter, state variable upper limit depending on parameter and
internal variable;
• (s\p\v) - upper and lower state variable limit, symmetrical i.e. with a single parame-
ter/signal/variable, e.g. “1/sT (p)” - Integrator macro, state variable upper and lower limit
with single parameter (symmetrical)

The syntax for gradient limits applied to output signals or state variables uses curly braces, as
defined below:

• {s\p\v; - gradient upon value decrease (using signal/parameter/internal variable), e.g. “1/s
{p;” - Integrator macro, gradient function upon value decrease using one slope parameter,
no limitation upon value increase;
• ;s\p\v} - gradient upon value increase (using signal/parameter/internal variable), e.g. “1/s
;p}” - Integrator macro, gradient function upon value increase using one slope parameter,
no limitation upon value decrease;
• {s\p\v;s\p\v} - gradient upon increase/decrease, asymmetrical(i.e. with separate sig-
nals/parameters/variables), e.g. “1/s {p;p}” - Integrator macro, gradient function upon value
increase/decrease using two gradient parameters;
• {s\p\v} - gradient upon increase/decrease, symmetrical i.e. with a single slope signal/parameter/internal
variable, e.g. “1/sT {p}” - Integrator macro, gradient function upon value increase/decrease
using a single gradient parameter;

The DSL macro options are listed below:

• _bypass - This macro contains a bypass activated by on one of the (input) parameters.
• _reset - This macro includes a state/internal variable reset (based on an input signal).
• _enable - This macro includes an enable flag (based either on parameter or signal).

• _trigger - This macro includes a trigger port (input signal).

• _fb - This macro applies a fallback value to a parameter if condition true.
• _incforward - This macro contains already initialisation statements (of states, inputs or
outputs). Initialisation occurs from input to output (forward initialisation).

• _incbackward - This macro contains already initialisation statements (of states, inputs or
outputs). Initialisation occurs from output to input (backward initialisation).
• _incfreeze - This macro disables parts of its functionality for the duration of the calculation
of initial conditions and a short period afterwards (typically defined by a parameter). This
is used to avoid dx/dt<>0 messages.

• _eps - This macro contains a user defined epsilon parameter for various purposes.
• _ip - This macro uses picdro (instead of select or select_const) for logic evaluation (or
comparator) in order to avoid toggling effects by internally applying interpolation and re-
evaluation.

• _sig - This macro is a variant based on an input signal.

• _par - This macro is a variant based on a parameter.

DIgSILENT PowerFactory 2022, Technical Reference 2

DIgSILENT Library - DSL Macros Documentation ()
2 Characteristics

The limits and the options may appear in various combinations within practical DSL macros, for
example:

• 1/sT {s}[p] _bypass - Integrator macro with gradient limiter using one signal (symmetri-
cal); lower and upper limitation using one parameter (symmetrical), function implements a
bypass
• 1/sT [(p;p)] - Integrator macro with lower/upper asymetrical limit on output signal and on
state variable, using the same parameter for state variable and the output limit
• 1/sT [p;p] _bypass_reset_trigger - Integrator macro, lower and upper output limitation
with two parameters (asymmetrical); with bypass, reset and trigger functions
• 1/sT [(p)] - Integrator macro, symmetrical limiter on output signal and state variable using
a single parameter
• 1/sT {s}[pv; _bypass - Integrator macro, gradient limiter up/down with one signal (sym-
metrical); lower output limitation depending on one parameter and one internal variable;
with bypass function

Transfer functions shown throughout this document are in their standard form (monic numera-
tor/denominator polynomials and an optional gain). In some cases, for easier notation, a more
simplified form has been used.

2 Characteristics

This section provides a complete listing of the existing DSL macros within the Characteristics
folder. Their functionality is explained along with a list of the input and output signals, state
variables and parameters.

2.1 Analytical Characteristics

2.1.1 a(x-c1)(x-c2)

Quadratic function (factorial form)

Functionality: Quadratic function (factorial form)

This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Analytical Characteristics

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: a,c1,c2

2.1.2 axˆ2 + bx + c

Quadratic function (general form)

DIgSILENT PowerFactory 2022, Technical Reference 3

DIgSILENT Library - DSL Macros Documentation ()
2 Characteristics

Functionality: Quadratic function (general form)

This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Analytical Characteristics

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: a,b,c

2.1.3 mx + n

Linear function/straight line

Functionality: Computes the linear function/straight line

This macro has a linear behaviour.

Macro location: Macros\Characteristics\Analytical Characteristics

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: m,n

2.2 Lookup Tables

2.2.1 Inverse Lookup array (linear)

Inverse lookup internal array, linear approximation

Functionality: Inverse lapprox function based on internal array.

Identifies the corresponding value of argument x of the function y=f(x), where y and x are pro-
vided in the two-column array "array\_K".
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: array\_K

2.2.2 Inverse Lookup array object (linear)

Inverse lookup external array, linear approximation

Functionality: Inverse lapprox function based on external array.

Identifies the corresponding value of argument x of the function y=f(x), where y and x are pro-
vided in the two-column array "oarray\_K".
This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 4

DIgSILENT Library - DSL Macros Documentation ()
2 Characteristics

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: oarray\_K

2.2.3 Lookup array (linear)

Lookup internal array, linear approximation

Functionality: Lookup table function based on internal array, linear approximation. When in-
put is outside pre-defined range, output values are kept constant (characteristic clipping).
Identifies the corresponding value of the function y=f(x), where y and x are provided in the two-
column array "array\_K".
Uses the internal common model array definition (refer to lapprox() description in the User Man-
ual).
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: array\_K

2.2.4 Lookup array (linear_noclipping)

Lookup internal array, linear approximation and extrapolation outside range

Functionality: Lookup table function based on internal array, linear approximation and extrapo-
lation outside range. When "x" values are outside range of pre-defined characteristic, a linear
extrapolation is done based on the last two characteristic points of the upper or lower side, de-
pending on the situation.
Identifies the corresponding value of the function y=f(x), where y and x are provided in the two-
column array "array\_K".
Uses the internal common model array definition (refer to lapprox() description in the User Man-
ual).
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: array\_K

2.2.5 Lookup array (spline)

Lookup internal array, spline approximation

DIgSILENT PowerFactory 2022, Technical Reference 5

DIgSILENT Library - DSL Macros Documentation ()
2 Characteristics

Functionality: Lookup table function based on internal array, spline approximation. When in-
put is outside pre-defined range, output values are kept constant (characteristic clipping).
Identifies the corresponding value of the function y=f(x), where y and x are provided in the two-
column array "array\_K".
Uses the internal common model array definition (refer to sapprox() description in the User Man-
ual).
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: array\_K

2.2.6 Lookup array 1x3 (linear_fixed)

Lookup table 1x3, linear approximation, fixed characteristic based on parameters

Look-up table size 1 by 3, input data points using parameters

The set of input data points arr\_xn must be monotonically increasing
if vClip is 1 then whenever the input is outside the defined range, the output is set to the last
given point
if vClip is 0 then whenever the input is outside the defined range, the output is calculated based
on the slope of the last two points in the characteristic
Macro equations
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: arr\_x1,arr\_x2,arr\_x3,arr\_y1,arr\_y2,arr\_y3,vClip
Internal variables: m,n,m1,m2

2.2.7 Lookup array 1x3 (linear_variable)

Lookup table 1x3, linear approximation, variable characteristic based on signals

Look-up table size 1 by 3, input data points using variable signals

The set of input data points arr\_xn must be monotonically increasing
if vClip is 1 then whenever the input is outside the defined range, the output is set to the last
given point
if vClip is 0 then whenever the input is outside the defined range, the output is calculated based
on the slope of the last two points in the characteristic
Macro equations
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi,arr\_x1,arr\_x2,arr\_x3,arr\_y1,arr\_y2,arr\_y3

DIgSILENT PowerFactory 2022, Technical Reference 6

DIgSILENT Library - DSL Macros Documentation ()
2 Characteristics

Parameters: vClip
Internal variables: m,n,m1,m2

2.2.8 Lookup array 1x4 (linear_fixed)

Lookup table 1x4, linear approximation, fixed characteristic based on parameters

Look-up table size 1 by 4, input data points using parameters

The set of input data points arr\_xn must be monotonically increasing
if vClip is 1 then whenever the input is outside the defined range, the output is set to the last
given point
if vClip is 0 then whenever the input is outside the defined range, the output is calculated based
on the slope of the last two points in the characteristic
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: arr\_x1,arr\_x2,arr\_x3,arr\_x4,arr\_y1,arr\_y2,arr\_y3,arr\_y4,vClip
Internal variables: m,n,m1,m2,m3

2.2.9 Lookup array 1x4 (linear_variable)

Lookup table 1x4, linear approximation, variable characteristic based on signals

Look-up table size 1 by 4, input data points using variable signals

The set of input data points arr\_xn must be monotonically increasing
if vClip is 1 then whenever the input is outside the defined range, the output is set to the last
given point
if vClip is 0 then whenever the input is outside the defined range, the output is calculated based
on the slope of the last two points in the characteristic
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi,arr\_x1,arr\_x2,arr\_x3,arr\_x4,arr\_y1,arr\_y2,arr\_y3,arr\_y4
Parameters: vClip
Internal variables: m,n,m1,m2,m3

2.2.10 Lookup array object (linear)

Lookup external array, linear approximation

Functionality: Lookup table function based on external array, linear approximation. When in-
put is outside pre-defined range, output values are kept constant (characteristic clipping).
Identifies the corresponding value of the function y=f(x), where y and x are provided in the two-
column array "oarray\_K".

DIgSILENT PowerFactory 2022, Technical Reference 7

DIgSILENT Library - DSL Macros Documentation ()
2 Characteristics

Uses the external object IntMat (refer to lapprox description in the User Manual).
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: oarray\_K

2.2.11 Lookup array object (linear_noclipping)

Lookup external array, linear approximation with extrapolation outside range

Functionality: Lookup table function based on external array, linear approximation and extrapo-
lation outside range. When "x" values are outside range of pre-defined characteristic, a linear
extrapolation is done based on the last two characteristic points of the upper or lower side, de-
pending on the situation.
Identifies the corresponding value of the function y=f(x), where y and x are provided in the two-
column array "oarray\_K".
Uses the external object IntMat (refer to lapprox description in the User Manual).
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: oarray\_K

2.2.12 Lookup array object (spline)

Lookup external array, spline approximation

Functionality: Lookup table function based on external array, spline approximation. When input
is outside pre-defined range, output values are kept constant (characteristic clipping).
Identifies the corresponding value of the function y=f(x), where y and x are provided in the two-
column external array "oarray\_K".
Uses the external object IntMat (refer to sapprox description in the User Manual).
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: oarray\_K

2.2.13 Lookup matrix (linear)

Lookup internal matrix, linear approximation

DIgSILENT PowerFactory 2022, Technical Reference 8

DIgSILENT Library - DSL Macros Documentation ()
2 Characteristics

Functionality: Lookup table functionbased on internal matrix, linear approximation.

Identifies the value of the function z=f(x,y), where x and y are the rows/columns of the internal
matrix "matrix\_K" and the matrix values are the corresponding z=f(x,y).
Uses the internal common model matrix definition (refer to lapprox2 description in the User
Manual).
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: matrix\_K

2.2.14 Lookup matrix (spline)

Lookup internal matrix, spline approximation

Functionality: Lookup table function based on internal matrix, spline approximation.

Identifies the value of the function z=f(x,y), where x and y are the rows/columns of the internal
matrix "matrix\_K" and the matrix values are the corresponding z=f(x,y).
Uses the internal common model matrix definition (refer to sapprox2 description in the User
Manual).
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: matrix\_K

2.2.15 Lookup matrix object (linear)

Lookup external matrix, linear approximation

Functionality: Lookup table function based on external matrix, linear approximation.

Identifies the value of the function z=f(x,y), where x and y are the rows/columns of the external
matrix "omatrix\_K" and the matrix values are the corresponding z=f(x,y).
Uses the external object IntMat (refer to lapprox2 description in the User Manual).
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: omatrix\_K

DIgSILENT PowerFactory 2022, Technical Reference 9

DIgSILENT Library - DSL Macros Documentation ()
3 Comparators

2.2.16 Lookup matrix object (spline)

Lookup external matrix, spline approximation

Functionality: Lookup table function based on external matrix, spline approximation.

Identifies the value of the function z=f(x,y), where x and y are the rows/columns of the external
matrix "omatrix\_K" and the matrix values are the corresponding z=f(x,y).
Uses the external object IntMat (refer to sapprox2 description in the User Manual).
This macro has a non-linear behaviour.

Macro location: Macros\Characteristics\Lookup Tables

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: omatrix\_K

3 Comparators

This section provides a complete listing of the existing DSL macros within the Comparators
folder. Their functionality is explained along with a list of the input and output signals, state
variables and parameters.

3.1 Basic Comparators

3.1.1 yi equals C

Checks if the input is equal with a constant (real numbers)

Functionality: Checks if the input is equal with a constant (real numbers)

This macro has a non-linear behaviour.

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C

3.1.2 yi greater than C

Greater than C (real numbers)

Functionality: Returns 1 if input is greater than parameter C. Returns 0 otherwise.

Function based on select\_const().
This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 10

DIgSILENT Library - DSL Macros Documentation ()
3 Comparators

Function: (
1 if yi > C
yo =
0 otherwise

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C

3.1.3 yi greater than or equal C

Greater or equal than C (real numbers)

Functionality: Returns 1 if input is greater or equal than parameter C. Returns 0 otherwise.

Function based on select\_const().
This macro has a non-linear behaviour.

Function: (
1 if yi >= C
yo =
0 otherwise

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C

3.1.4 yi less than C

Less than C (real numbers)

Functionality: Returns 1 if input is less than parameter C. Returns 0 otherwise.

Function based on select\_const().
This macro has a non-linear behaviour.

Function: (
1 if yi < C
yo =
0 otherwise

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C

DIgSILENT PowerFactory 2022, Technical Reference 11

DIgSILENT Library - DSL Macros Documentation ()
3 Comparators

3.1.5 yi less than or equal C

Less or equal than C (real numbers)

Functionality: Returns 1 if input is less or equal than parameter C. Returns 0 otherwise.

Function based on select\_const().
This macro has a non-linear behaviour.

Function: (
1 if yi <= C
yo =
0 otherwise

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C

3.1.6 yi not equals C

Checks if the input is not equal with a constant (real numbers)

Functionality: Checks if the input is not equal with a constant (real numbers)
This macro has a non-linear behaviour.

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C

3.1.7 yi1 equals yi2

Checks if two real valued inputs are equal (real numbers)

Functionality: Checks if two real numbers are equal

This macro has a non-linear behaviour.

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

3.1.8 yi1 greater than or equal yi2

Greater or equal than (real numbers)

DIgSILENT PowerFactory 2022, Technical Reference 12

DIgSILENT Library - DSL Macros Documentation ()
3 Comparators

Functionality: Returns 1 if first input is greater or equal than the second. Returns 0 other-
wise.
Function based on select\_const().
This macro has a non-linear behaviour.

Function: (
1 if yi1 >= yi2
yo =
0 otherwise

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

3.1.9 yi1 greater than yi2

Greater than (real numbers)

Functionality: Returns 1 if first input is greater than the second. Returns 0 otherwise.
Function based on select\_const().
This macro has a non-linear behaviour.

Function: (
1 if yi1 > yi2
yo =
0 otherwise

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

3.1.10 yi1 less or equal than yi2

Less or equal than (real numbers)

Functionality: Returns 1 if first input is less or equal than the second. Returns 0 otherwise.
Function based on select\_const().
This macro has a non-linear behaviour.

Function: (
1 if yi1 <= yi2
yo =
0 otherwise

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

DIgSILENT PowerFactory 2022, Technical Reference 13

DIgSILENT Library - DSL Macros Documentation ()
3 Comparators

3.1.11 yi1 less than yi2

Less than (real numbers)

Functionality: Returns 1 if first input is less than the second. Returns 0 otherwise.
Function based on select\_const().
This macro has a non-linear behaviour.

Function: (
1 if yi1 < yi2
yo =
0 otherwise

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

3.1.12 yi1 not equals yi2

Checks if two real valued inputs are not equal (real numbers)

Functionality: Checks if two real numbers are not equal

This macro has a non-linear behaviour.

Macro location: Macros\Comparators\Basic Comparators

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

3.2 Comparators with Pick-up/Drop-off

3.2.1 abs(in) greater than C _ip

Abs lower than C (real numbers, picdro implementation)

Functionality: Returns 1 if absolute value of input is greater than parameter C. Returns 0 other-
wise.
Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Function: 
1
 if |yi| > C for Tpick seconds
yo = 0 if |yi| <= C for Tdrop seconds

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo

DIgSILENT PowerFactory 2022, Technical Reference 14

DIgSILENT Library - DSL Macros Documentation ()
3 Comparators

Input signals: yi
Parameters: C,Tpick,Tdrop

3.2.2 abs(in) less than C _ip

Abs lower than (real numbers, picdro implementation)

Functionality: Returns 1 if absolute value of input is smaller than parameter C. Returns 0 other-
wise.
Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Function: 
1
 if |yi| < C for Tpick seconds
yo = 0 if |yi| >= C for Tdrop seconds

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C,Tpick,Tdrop

3.2.3 yi equals C _ip

Checks if input is equal to parameter value (real numbers, picdro implementation)

Functionality: Checks if input is equal to parameter value (real numbers)

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C,Tpick,Tdrop

3.2.4 yi greater than C _ip

Larger than C (real numbers, picdro implementation)

Functionality: Returns 1 if input is greater than parameter C. Returns 0 otherwise.

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 15

DIgSILENT Library - DSL Macros Documentation ()
3 Comparators

Function: 
1
 if yi > C for Tpick seconds
yo = 0 if yi <= C for Tdrop seconds

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C,Tpick,Tdrop

3.2.5 yi greater than or equal C _ip

Larger or equal than C (real numbers, picdro implementation)

Functionality: Returns 1 if input is greater or equal than parameter C. Returns 0 otherwise.

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Function: 
1
 if yi >= C for Tpick seconds
yo = 0 if yi < C for Tdrop seconds

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C,Tpick,Tdrop

3.2.6 yi less than C _ip

Lower than C (real numbers, picdro implementation)

Functionality: Returns 1 if input is smaller than parameter C. Returns 0 otherwise.

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Function: 
1
 if yi < C for Tpick seconds
yo = 0 if yi >= C for Tdrop seconds

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi

DIgSILENT PowerFactory 2022, Technical Reference 16

DIgSILENT Library - DSL Macros Documentation ()
3 Comparators

Parameters: C,Tpick,Tdrop

3.2.7 yi less than or equal C _ip

Lower or equal than C (real numbers, picdro implementation)

Functionality: Returns 1 if input is smaller or equal than parameter C. Returns 0 otherwise.

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Function: 
1
 if yi <= C for Tpick seconds
yo = 0 if yi > C for Tdrop seconds

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C,Tpick,Tdrop

3.2.8 yi1 equals yi2 _ip

Checks if two real valued inputs are equal (real numbers, picdro implementation)

Functionality: Checks if two real valued inputs are equal

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: Tpick,Tdrop

3.2.9 yi1 greater than or equal yi2 _ip

Larger or equal than (real numbers, picdro implementation)

Functionality: Returns 1 if first input is greater or equal than the second. Returns 0 other-
wise.
Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Function: 
1
 if yi1 >= yi2 for Tpick seconds
yo = 0 if yi1 < yi2 for Tdrop seconds

unchanged otherwise


DIgSILENT PowerFactory 2022, Technical Reference 17

DIgSILENT Library - DSL Macros Documentation ()
3 Comparators

Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: Tpick,Tdrop

3.2.10 yi1 greater than yi2 _ip

Larger than (real numbers, picdro implementation)

Functionality: Returns 1 if first input is greater than the second. Returns 0 otherwise.
Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Function: 
1
 if yi1 > yi2 for Tpick seconds
yo = 0 if yi1 <= yi2 for Tdrop seconds

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: Tpick,Tdrop

3.2.11 yi1 less than or equal yi2 _ip

Lower or equal than (real numbers, picdro implementation)

Functionality: Returns 1 if first input is smaller or equal than the second. Returns 0 other-
wise.
Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Function: 
1
 if yi1 <= yi2 for Tpick seconds
yo = 0 if yi1 > yi2 for Tdrop seconds

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: Tpick,Tdrop

DIgSILENT PowerFactory 2022, Technical Reference 18

DIgSILENT Library - DSL Macros Documentation ()
3 Comparators

3.2.12 yi1 less than yi2 _ip

Lower than (real numbers, picdro implementation)

Functionality: Returns 1 if first input is smaller than the second. Returns 0 otherwise.
Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Function: 
1
 if yi1 < yi2 for Tpick seconds
yo = 0 if yi1 >= yi2 for Tdrop seconds

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: Tpick,Tdrop

3.3 Comparators with Threshold

3.3.1 yi greater than C _eps

Greater than C (real numbers, with threshold)

Functionality: Returns 1 if input is greater than parameter C. Returns 0 otherwise. Function

includes a small threshold upon switching around the constant C.
This block avoids toggling behaviour when the input signal value is close to the constant param-
eter C.
The threshold is defined by parameter eps and it is usually set to a small user defined value.
If set=rst=1 (at within deadband condition) then output is undefined.
If eps=0, then this block is a simple logic function without switching threshold.
This macro has a non-linear behaviour.

Function: 
1
 if yi > (C + eps)
yo = 0 if yi < (C − eps)

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Threshold

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C,eps
Internal variables: set,rst

DIgSILENT PowerFactory 2022, Technical Reference 19

DIgSILENT Library - DSL Macros Documentation ()
3 Comparators

3.3.2 yi less than C _eps

Less than C (real numbers, with threshold)

Functionality: Returns 1 if input is less than parameter C. Returns 0 otherwise. Function in-
cludes a small threshold upon switching around the constant C.
This block avoids toggling behaviour when the input signal value is close to the constant param-
eter C.
The threshold is defined by parameter eps and it is usually set to a small user defined value.
If set=rst=1 (at within deadband condition) then output is undefined.
If eps=0, then this block is a simple logic function without switching threshold.
This macro has a non-linear behaviour.

Function: 
1
 if yi < (C − eps)
yo = 0 if yi > (C + eps)

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Threshold

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: C,eps
Internal variables: set,rst

3.3.3 yi1 greater than yi2 _eps

Greater than (real numbers, with threshold)

Functionality: Logic "greater than" function with threshold

This macro has a non-linear behaviour.

Function: 
1
 if yi1 > (yi2 + eps)
yo = 0 if yi1 < (yi2 − eps)

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Threshold

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: eps
Internal variables: set,rst

3.3.4 yi1 less than yi2 _eps

Less than (real numbers, with threshold)

DIgSILENT PowerFactory 2022, Technical Reference 20

DIgSILENT Library - DSL Macros Documentation ()
4 Constants

Functionality: Logic "less than" function with threshold

This macro has a non-linear behaviour.

Function: 
1
 if yi1 < (yi2 − eps)
yo = 0 if yi1 > (yi2 + eps)

unchanged otherwise


Macro location: Macros\Comparators\Comparators with Threshold

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: eps
Internal variables: set,rst

4 Constants

This section provides a complete listing of the existing DSL macros within the Constants folder.
Their functionality is explained along with a list of the input and output signals, state variables
and parameters.

4.1 -C

Outputs a constant value equal to -C

Functionality: Outputs a constant value equal to -C. This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo Parameters: C

4.2 0

Outputs a constant zero value

Functionality: Outputs a constant zero value. This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo

DIgSILENT PowerFactory 2022, Technical Reference 21

DIgSILENT Library - DSL Macros Documentation ()
4 Constants

4.3 1

Outputs 1

Functionality: Outputs 1. This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo

4.4 1/SQRT2

Outputs 1/SQRT2

Functionality: Outputs 1/SQRT2. This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo

4.5 2PI

Outputs 2*PI

Functionality: Outputs 2*PI. This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo

4.6 Bias

Outputs a constant value defined at initialization

Functionality: Outputs a constant value defined by the value of the output at initialisation. This
block requires that the macro’s output is initialised externally. This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo Internal variables: bias

4.7 C

Outputs a constant (parameter) value

DIgSILENT PowerFactory 2022, Technical Reference 22

DIgSILENT Library - DSL Macros Documentation ()
4 Constants

Functionality: Outputs a constant value, defined by parameter C. This macro has a linear be-
haviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo Parameters: C

4.8 C1/C2

Outputs a constant (parameter) value equal to C1/C2

Functionality: Outputs a constant value, defined by parameter C1 and C2, equal to C1/C2. This
macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo Parameters: C1,C2

4.9 E

Outputs e

Functionality: Outputs e, base of the natural logarithm. This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo

4.10 PI

Outputs PI

Functionality: Outputs PI. This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo

4.11 PI/2

Outputs PI/2

Functionality: Outputs PI/2. This macro has a linear behaviour.

Macro location: Macros\Constants

DIgSILENT PowerFactory 2022, Technical Reference 23

DIgSILENT Library - DSL Macros Documentation ()
4 Constants

Macro DSL level: 5

Output signals: yo

4.12 SQRT(2/3)

Outputs SQRT(2/3)

Functionality: Outputs SQRT(2/3) This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo

4.13 SQRT(3/2)

Outputs SQRT(3/2)

Functionality: Outputs SQRT(3/2) This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo

4.14 SQRT(C1/C2)

Outputs the constant value SQRT(C1/C2)

Functionality: Outputs SQRT(C1/C2) This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo Parameters: C1,C2

4.15 SQRT2

Outputs SQRT2

Functionality: Outputs SQRT2 This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo

DIgSILENT PowerFactory 2022, Technical Reference 24

DIgSILENT Library - DSL Macros Documentation ()
5 DSL Special Functions

4.16 SQRT3

Outputs SQRT3

Functionality: Outputs SQRT3 This macro has a linear behaviour.

Macro location: Macros\Constants

Macro DSL level: 5

Output signals: yo

5 DSL Special Functions

This section provides a complete listing of the existing DSL macros within the DSL Special
Functions folder. Their functionality is explained along with a list of the input and output signals,
state variables and parameters.

5.1 aflipflop

Function aflipflop(yi,set,rst)

Functionality: Implements the DSL special function aflipflop(), using input signals yi, set and rst.
This macro has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: yi,set,rst

5.2 balanced

Function balanced()

Functionality: Returns the network representation type (balanced=1 or unbalanced=0). This

macro has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo

5.3 delay

Function delay()

Functionality: Applies a time delay of duration T on the input. The output is the delayed value of
the input. This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 25

DIgSILENT Library - DSL Macros Documentation ()
5 DSL Special Functions

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: T

5.4 flipflop

Function flipflop(set,rst)

Functionality: Implements the DSL special function flipflop() based on the input signals set and
rst. This macro has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: set,rst

5.5 gradlim_const

Function gradlim_const()

Functionality: Implements the DSL special function gradlim_const(). This macro has a non-
linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Lower limitation parameters: gradmin Upper limitation
parameters: gradmax

5.6 invlapprox

Function invlapprox()

Functionality: Implements the DSL special function invlapprox(). This macro has a non-linear
behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: array_K

5.7 lapprox

Function lapprox()

Functionality: Implements the DSL special function lapprox(). This macro has a non-linear
behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 26

DIgSILENT Library - DSL Macros Documentation ()
5 DSL Special Functions

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: array_K

5.8 lapprox2

Function lapprox2()

Functionality: Implements the DSL special function lapprox2(). This macro has a non-linear
behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: row,col Parameters: matrix_K

5.9 lapproxext

Function lapproxext()

Functionality: Implements the DSL special function lapproxext(). This macro has a non-linear
behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: array_K

5.10 lastvalue

Function lastvalue()

Functionality: Implements the DSL special function lastvalue(). This macro has a non-linear
behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: yi

5.11 lim

Function lim(yi,y_min,y_max)

Functionality: Implements the DSL special function lim(). Limits input yi based on input signals
y_min and y_max. This macro has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

DIgSILENT PowerFactory 2022, Technical Reference 27

DIgSILENT Library - DSL Macros Documentation ()
5 DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: yi,y_min,y_max

5.12 lim_const

Function lim_const(yi,y_min,y_max)

Functionality: Implements the DSL special function lim_const(). Limits the input yi based on the
parameters y_min and y_max. This macro has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Lower limitation parameters: y_min Upper limitation
parameters: y_max

5.13 movingavg

Function Moving Average

Functionality: Implements a buffer based moving average filter. The function includes a delay
or a buffer based DSL function in the input-output path. This macro has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: Tdel,Tlength

5.14 picdro

Function picdro(condition,Tpick,Tdrop)

Functionality: Implements the DSL special function picdro(). Sets the output yo to HIGH if
condition is TRUE for at least Tpick seconds. If the output is HIGH, then it sets the output yo to
LOW if condition is FALSE for at least Tdrop seconds. Tpick and Tdrop are input signals. output
can be 1 = HIGH or 0 = LOW if condition >= 0.5 then evaluate to TRUE if condition < 0.5 then
evaluate to FALSE This macro has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: condition,Tpick,Tdrop

5.15 picdro_const

Function picdro_const(condition,Tpick,Tdrop)

Functionality: Implements the DSL special function picdro(). Sets the output yo to HIGH if

DIgSILENT PowerFactory 2022, Technical Reference 28

DIgSILENT Library - DSL Macros Documentation ()
5 DSL Special Functions

condition is TRUE for at least Tpick seconds. If the output is HIGH, then it sets the output yo to
LOW if condition is FALSE for at least Tdrop seconds. Tpick and Tdrop are parameters. output
can be 1 = HIGH or 0 = LOW if condition >= 0.5 then evaluate to TRUE if condition < 0.5 then
evaluate to FALSE This macro has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: condition Parameters: Tpick,Tdrop

5.16 rms

Function rms()

Functionality: Returns the dynamic simulation type (RMS=1 or EMT=0). This macro has a
non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo

5.17 sapprox

Function sapprox()

Functionality: Implements the DSL special function sapprox(). This macro has a non-linear
behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: array_K

5.18 sapprox2

Function sapprox2()

Functionality: Implements the DSL special function sapprox2(). This macro has a non-linear
behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: row,col Parameters: matrix_K

DIgSILENT PowerFactory 2022, Technical Reference 29

DIgSILENT Library - DSL Macros Documentation ()
5 DSL Special Functions

5.19 select

Function select(condition,y_true,y_false)

Functionality: Implements the DSL special function select(). Sets the output yo to y_true if
condition is TRUE. Sets the output yo to y_false if condition is FALSE. output can be y_true OR
y_false. Both y_true and y_false are input signals. if condition >= 0.5 then evaluate to TRUE if
condition < 0.5 then evaluate to FALSE This macro has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: condition,y_true,y_false

5.20 select_const

Function select_const(condition,K_true,K_false)

Functionality: Implements the DSL special function select_const(). Sets the output yo to K_true
if condition is TRUE. Sets the output yo to K_false if condition is FALSE. output can be K_true
OR K_false. Both K_true and K_false are parameters. if condition >= 0.5 then evaluate to TRUE
if condition < 0.5 then evaluate to FALSE This macro has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: condition Parameters: K_true,K_false

5.21 selfix

Function selfix(condition,y_true,y_false)

Functionality: Implements the DSL special function selfix(). Sets the output yo to y_true if con-
dition is TRUE at initialisation. Sets the output yo to y_false if condition is FALSE at initialisation.
output can be y_true OR y_false. Both y_true and y_false are input signals. if condition >= 0.5
then evaluate to TRUE if condition < 0.5 then evaluate to FALSE This macro has a non-linear
behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: condition,y_true,y_false

5.22 selfix_const

Function selfix_const(condition,K_true,K_false)

Functionality: Implements the DSL special function selfix_const(). Sets the output yo to K_true
if condition is TRUE at initialisation. Sets the output yo to K_false if condition is FALSE at
initialisation. output can be K_true OR K_false. Both K_true and K_false are parameters. if

DIgSILENT PowerFactory 2022, Technical Reference 30

DIgSILENT Library - DSL Macros Documentation ()
6 Deadbands

condition >= 0.5 then evaluate to TRUE if condition < 0.5 then evaluate to FALSE This macro
has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo Input signals: condition Parameters: K_true,K_false

5.23 time

Function time()

Functionality: Returns the current simulation time. This macro has a non-linear behaviour.

Macro location: Macros\DSL Special Functions

Macro DSL level: 5

Output signals: yo

6 Deadbands

This section provides a complete listing of the existing DSL macros within the Deadbands folder.
Their functionality is explained along with a list of the input and output signals, state variables
and parameters.

6.1 Backlash

Backlash function

Functionality: This macro implements a backlash function. Bypass option: if the deadband db
is <=0 then yo is constant throughout the simulation. This macro has a non-linear behaviour.

Macro location: Macros\Deadbands

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: db Internal vari-

ables: d

6.2 Deadband

Continuos deadband

Functionality: This macro implements a continuous deadband block Returns: yi-db if yi > db
(outside deadband, positive side) yi+db if yi <-db (outside deadband, negative side) 0 if -db < yi
< db (within deadband)

This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 31

DIgSILENT Library - DSL Macros Documentation ()
6 Deadbands

Macro location: Macros\Deadbands

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: db

6.3 Deadband [p;p] _bypass

Continuous deadband with limits (bypass)

Functionality: This macro implements a continuous deadband with limits and bypass Bypass
option: A bypass function is also included if the deadband db is zero. yi-db if yi > db (outside
deadband, positive side) yi+db if yi <-db (outside deadband, negative side) 0 if -db < yi < db
(within deadband) Output yo is limited between y_min and y_max This macro has a non-linear
behaviour.

Macro location: Macros\Deadbands

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: db Lower limitation parameters: y_min

Upper limitation parameters: y_max

6.4 Deadband _bypass

Continuos deadband (bypass)

Functionality: This macro implements a continuous deadband blockwith bypass Returns: yi-db
if |yi| > db (outside deadband, positive side) yi+db if |yi| <-db (outside deadband, negative side)
0 if -db < yi < db (within deadband) Bypass option: A bypass function is also included if the
deadband db is zero. if db<=0, then yo=yi This macro has a non-linear behaviour.

Macro location: Macros\Deadbands

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: db

6.5 Deadband discontinuous

Discontinuous deadband

Functionality: This macro implements a discontinuous deadband This macro has a non-linear
behaviour.

Macro location: Macros\Deadbands

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: db

DIgSILENT PowerFactory 2022, Technical Reference 32

DIgSILENT Library - DSL Macros Documentation ()
6 Deadbands

6.6 Deadband offset [p;p] _bypass

Continuous deadband with offset and limits (bypass)

Functionality: This macro implements a continuous deadband with offset and limits. Bypass
option: A bypass function is also included if the deadband db<=0. This macro has a non-linear
behaviour.

Macro location: Macros\Deadbands

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: db Lower limitation parameters: y_min

Upper limitation parameters: y_max

6.7 Deadband offset _bypass

Continuous deadband with offset (bypass)

Functionality: This macro implements a continuous deadband with offset. Bypass option: A
bypass function is also included if the deadband db<=0. This macro has a non-linear behaviour.

Macro location: Macros\Deadbands

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: db

6.8 Deadband stepped [p;p] _bypass

Stepped deadband with limits (bypass)

Functionality: This macro implements a stepped deadband with limits. Bypass option: A bypass
function is also included if the deadband db<=0. This macro has a non-linear behaviour.

Macro location: Macros\Deadbands

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: db Lower limitation parameters: y_min

Upper limitation parameters: y_max

6.9 Deadband stepped _bypass

Stepped deadband (bypass)

Functionality: This macro implements a stepped deadband. Bypass option: A bypass function
is also included if the deadband db<=0. This macro has a non-linear behaviour.

Macro location: Macros\Deadbands

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: db

DIgSILENT PowerFactory 2022, Technical Reference 33

DIgSILENT Library - DSL Macros Documentation ()
7 Delays

7 Delays

This section provides a complete listing of the existing DSL macros within the Delays folder.
Their functionality is explained along with a list of the input and output signals, state variables
and parameters.

7.1 Keˆ-sT _bypass_incforward

Transport delay with gain and initial condition for output, T>=0 (bypass)

Functionality: This macro implements a transport delay with gain and initial condition for output.
The function includes a delay or a buffer based DSL function in the input-output path. Parameter
T must be non-negative. Otherwise a message is printed to the output window. Bypass option:
If T<=0 then yo=K*yi (gain block) Forward initial condition option: Output is initialised based on
the input This macro has a non-linear behaviour.

Function:
H(s) = K e−sT

Macro location: Macros\Delays

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K,T

7.2 Keˆ-sT _incforward

Transport delay with gain and initial condition for output, T>0

Functionality: This macro implements a transport delay with gain and initial condition for output.
The function includes a delay or a buffer based DSL function in the input-output path. Parameter
T must be positive. Otherwise a message is printed to the output window. Forward initial
condition option: Output is initialised based on the input This macro has a non-linear behaviour.

Function:
H(s) = K e−sT

Macro location: Macros\Delays

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K, T

7.3 Pade approximant R12 _incbackward

Pade Second Order Approximation (one zero, two poles; bacward initialisation yi<-yo)

Functionality: Implements the time continuous Pade approximation for delays, 2nd order (R1,2):
one zero, two poles.

DIgSILENT PowerFactory 2022, Technical Reference 34

DIgSILENT Library - DSL Macros Documentation ()
7 Delays

Parameters: Td - time delay in seconds A time delay Td smaller than 0.1 ms is not allowed, for
robust operation. Backward initial condition option: Initialisation occurs from the output to the
input.

This macro has a linear behaviour.

Function:
Td T d2 2
1− 2 s + 12 s
H(s) = Td T d2 2
1+ 2 s + 12 s

Macro location: Macros\Delays

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: Td Internal

variables: A0,A1,A2,B0,B1,offset

7.4 Pade approximant R12 _incforward

Pade Second Order Approximation (one zero, two poles; forward initialisation yi->yo)

Functionality: Implements the time continuous Pade approximation for delays, 2nd order (R1,2):
one zero, two poles.

Parameters: Td - time delay in seconds A time delay Td smaller than 0.1 ms is not allowed, for
robust operation. Forward initial condition option: Output is initialised based on the input.

This macro has a linear behaviour.

Function:
Td T d2 2
1− 2 s + 12 s
H(s) = Td T d2 2
1+ 2 s + 12 s

Macro location: Macros\Delays

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: Td Internal

variables: A0,A1,A2,B0,B1,offset

7.5 eˆ-s0.01 _incforward

Transport delay of 10 ms with initial condition for output

Functionality: This macro implements a transport delay of 10 ms with initial condition for output.
The function includes a delay or a buffer based DSL function in the input-output path. Forward
initial condition option: Output is initialised based on the input. Note: The delay function should
be provided with a corresponding initial condition on either its input or output. In the case of
forward initialisation, the output should be initialised with the value of the input. In the case of
backward initialisation, the input should be initialised based on the value of the output. This
macro has a non-linear behaviour.

Function:
H(s) = e−s0.01

DIgSILENT PowerFactory 2022, Technical Reference 35

DIgSILENT Library - DSL Macros Documentation ()
7 Delays

Macro location: Macros\Delays

Macro DSL level: 5

Output signals: yo Input signals: yi

7.6 eˆ-sT _bypass

Transport delay, T>=0 (bypass)

Functionality: This macro implements a transport delay. The function includes a delay or a buffer
based DSL function in the input-output path. Parameter T must be non-negative. Otherwise a
message is printed to the output window. Note: The delay function should be provided with a
corresponding initial condition on either its input or output. In the case of forward initialisation,
the output should be initialised with the value of the input. In the case of backward initialisation,
the input should be initialised based on the value of the output. Bypass option: If T<=0 then
yo=yi (feedthrough block) This macro has a non-linear behaviour.

Function:
H(s) = e−sT

Macro location: Macros\Delays

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: T

7.7 eˆ-sT _bypass_incbackward

Transport delay, T>=0 (with bypass, backward initialisation: yi <- yo)

Functionality: This macro implements a transport delay with initial condition for output. The
function includes a delay or a buffer based DSL function in the input-output path. Parameter T
must be non-negative. Otherwise a message is printed to the output window. Note: The delay
function should be provided with a corresponding initial condition on either its input or output.
In the case of forward initialisation, the output should be initialised with the value of the input.
In the case of backward initialisation, the input should be initialised based on the value of the
output. Bypass option: If T<=0 then yo=yi (feedthrough block) Backward initial condition option:
Input is initialised based on the output. This macro has a non-linear behaviour.

Function:
H(s) = e−sT

Macro location: Macros\Delays

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: T

7.8 eˆ-sT _bypass_incforward

Transport delay, T>=0 (with bypass, forward initialisation: yi -> yo)

DIgSILENT PowerFactory 2022, Technical Reference 36

DIgSILENT Library - DSL Macros Documentation ()
7 Delays

Functionality: This macro implements a transport delay with initial condition for output. The
function includes a delay or a buffer based DSL function in the input-output path. Parameter T
must be non-negative. Otherwise a message is printed to the output window. Note: The delay
function should be provided with a corresponding initial condition on either its input or output.
In the case of forward initialisation, the output should be initialised with the value of the input.
In the case of backward initialisation, the input should be initialised based on the value of the
output. Bypass option: If T<=0 then yo=yi (feedthrough block) Forward initial condition option:
Output is initialised based on the input. This macro has a non-linear behaviour.

Function:
H(s) = e−sT

Macro location: Macros\Delays

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: T

7.9 eˆ-sT _incbackward

Transport delay, T>0 (backward initialisation: yi <- yo)

Functionality: This macro implements a transport delay with initial condition for output. The
function includes a delay or a buffer based DSL function in the input-output path. Parameter
T must be positive. Otherwise a message is printed to the output window. Backward initial
condition option: Input is initialised based on the output. This macro has a non-linear behaviour.

Function:
H(s) = e−sT

Macro location: Macros\Delays

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: T

7.10 eˆ-sT _incforward

Transport delay, T>0 (forward initialisation: yi -> yo)

Functionality: This macro implements a transport delay with initial condition for output. The
function includes a delay or a buffer based DSL function in the input-output path. Parameter
T must be positive. Otherwise a message is printed to the output window. Note: The delay
function should be provided with a corresponding initial condition on either its input or output.
In the case of forward initialisation, the output should be initialised with the value of the input.
In the case of backward initialisation, the input should be initialised based on the value of the
output. Forward initial condition option: Output is initialised based on the input. This macro has
a non-linear behaviour.

Function:
H(s) = e−sT

Macro location: Macros\Delays

DIgSILENT PowerFactory 2022, Technical Reference 37

DIgSILENT Library - DSL Macros Documentation ()
7 Delays

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: T

7.11 lastvalue

Last value function

Functionality: Outputs the value of the input at the previous simulation time step. The function
includes a delay or a buffer based DSL function in the input-output path. Note: The lastvalue
function should be provided with a corresponding initial condition on either its input or output.
In the case of forward initialisation, the output should be initialised with the value of the input.
In the case of backward initialisation, the input should be initialised based on the value of the
output. This macro has a non-linear behaviour.

Macro location: Macros\Delays

Macro DSL level: 5

Output signals: yo Input signals: yi

7.12 lastvalue _incbackward

Last value function (backward initialisation: yi <- yo )

Functionality: Outputs the value of the input at the previous simulation time step. The function
includes a delay or a buffer based DSL function in the input-output path. Note: The lastvalue
function should be provided with a corresponding initial condition on either its input or output.
In the case of forward initialisation, the output should be initialised with the value of the input.
In the case of backward initialisation, the input should be initialised based on the value of the
output. Backward initial condition option: Input is initialised based on the output. This macro
has a non-linear behaviour.

Macro location: Macros\Delays

Macro DSL level: 5

Output signals: yo Input signals: yi

7.13 lastvalue _incforward

Last value function (forward initialisation: yi -> yo )

Functionality: Outputs the value of the input at the previous simulation time step. The function
includes a delay or a buffer based DSL function in the input-output path. Note: The lastvalue
function should be provided with a corresponding initial condition on either its input or output.
In the case of forward initialisation, the output should be initialised with the value of the input.
In the case of backward initialisation, the input should be initialised based on the value of the
output. This macro has a non-linear behaviour.

Macro location: Macros\Delays

Macro DSL level: 5

DIgSILENT PowerFactory 2022, Technical Reference 38

DIgSILENT Library - DSL Macros Documentation ()
8 Derivatives

Output signals: yo Input signals: yi

8 Derivatives

This section provides a complete listing of the existing DSL macros within the Derivatives folder.
Their functionality is explained along with a list of the input and output signals, state variables
and parameters.

8.1 s/(1+sT)

Derivative with time constant

Functionality: This block implements a first order lag differentiator. Parameter T must be posi-
tive. Otherwise, a message is printed to the output window. This macro has a linear behaviour.

Function:
s 1 s
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Derivatives

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: T Internal vari-

ables: dx

8.2 sK/(1+0.01s)

Derivative with gain and first order lag (T=0.01)

Functionality: This block implements a derivative with gain and first order lag (time constant is
0.01 s) This macro has a linear behaviour.

Function:
sK K s
H(s) = = 1
1 + s0.01 0.01 0.01+s

Macro location: Macros\Derivatives

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: K Internal vari-

ables: dx

8.3 sK/(1+sT)

Derivative with gain and time constant

DIgSILENT PowerFactory 2022, Technical Reference 39

DIgSILENT Library - DSL Macros Documentation ()
9 Electric Power

Functionality: This block implements a first order lag differentiator block with gain K and time
constant T Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
sK K s
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Derivatives

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: K,T Internal vari-
ables: dx

8.4 sK/(1+sT) _fb

Derivative with gain and time constant T (fallback value)

Functionality: This block implements a first order lag differentiator block with gain K and time
constant T Parameter T must be non-negative. Otherwise, a message is printed to the output
window. Fallback option: If T<=0, the use T=0.01 This macro has a linear behaviour.

Function:
sK K s
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Derivatives

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: K,T Internal vari-
ables: dx

9 Electric Power

This section provides a complete listing of the existing DSL macros within the Electric Power
folder. Their functionality is explained along with a list of the input and output signals, state
variables and parameters.

9.1 El. Power

Output generator electrical power in MVA/MW base (for synchronous generators)

Functionality: This macro outputs the generator electrical power in generator MVA base (IPB=1).
or in generator MW base (IPB=0)

This macro has a linear behaviour.

Macro location: Macros\Electric Power

DIgSILENT PowerFactory 2022, Technical Reference 40

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Macro DSL level: 5

Output signals: pelec Input signals: pgt,cosn Parameters: IPB

9.2 PQ Calculator

Calculates P and Q from complex U and I values

Functionality: Computes the active and reactive power of complex current and voltage. This
macro has a linear behaviour.

Macro location: Macros\Electric Power

Macro DSL level: 5

Output signals: P,Q Input signals: ur,ui,ir,ii

9.3 Power_base

Conversion of base for power (for synchronous generators)

Functionality: This macro tranforms the p.u. generator electrical power in the base defined by
parameter PN. If PN =0, then no conversion is performed. This macro has a linear behaviour.

Macro location: Macros\Electric Power

Macro DSL level: 5

Output signals: pelec Input signals: pg,sgnn,cosn Parameters: PN

10 Filters

This section provides a complete listing of the existing DSL macros within the Filters folder.
Their functionality is explained along with a list of the input and output signals, state variables
and parameters.

10.1 Band Pass Filters

10.1.1 (H0w0/Q)s/(w0ˆ2+sw0/Q+sˆ2)

Second Order Band Pass Filter

Functionality: Second order band-pass filter function

Parameters:
Flow - in Hz, lower cut-off frequency
Fhigh - in Hz, upper cut-off frequency
H0 - circuit gain (at center frequency)
Q - filter selectivity equal to sqrt(Fhigh*Flow)/(Fhigh-Flow) (e.g. narrow frequency bands lead to
high selectivity)

DIgSILENT PowerFactory 2022, Technical Reference 41

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

w0 - in rad/s, center frequency equal to 2*pi()*sqrt(Fhigh*Flow)

Forward initialisation: output is initialised based on input
This macro has a linear behaviour.

Function:
H0 · ω0 s
H(s) = 2 ω0
Q ω0 + Q s + s2

Macro location: Macros\Filters\Band Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x1,x2
Parameters: Flow,Fhigh,H0
Internal variables: w0,Q,F0

10.1.2 s/(w0ˆ2+sˆ2)

Resonant Filter with center frequency w0

Functionality: Resonant filter function

Parameters:
f0 - in Hz, filter center frequency
w0 - in rad/s, filter angular frequency, equal to 2*PI*f0
Forward initialisation: output is initialised based on input
This macro has a linear behaviour.

Function:
s
H(s) =
ω02 + s2

Macro location: Macros\Filters\Band Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x1,x2
Parameters: f0
Internal variables: w0

10.2 High Pass Filters

10.2.1 -sT/(1+sT)

Negative Derivative with time constant T

Functionality: This macro implements a first order differentiator with time constant T and gain
-1.
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 42

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Function:
−sT s
H(s) = = −1 1
1 + sT T +s

Macro location: Macros\Filters\High Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Internal variables: dx

10.2.2 -sT/(1+sT) _bypass

Negative Derivative (bypass)

Functionality: This macro implements a first order differentiator with time constant T and gain
-1.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Bypass option: if T<=0, then output is zero.
This macro has a linear behaviour.

Function:
−sT s
H(s) = = −1 1
1 + sT T +s

Macro location: Macros\Filters\High Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Internal variables: dx

10.2.3 sKT/(1+sT)

First order lag differentiator with gain and derivative time constant

Functionality: This block implements a first order lag differentiator with gain and derivative time
constant
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
sKT s
H(s) = =K 1
1 + sT T +s

Macro location: Macros\Filters\High Pass Filters

DIgSILENT PowerFactory 2022, Technical Reference 43

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Macro DSL level: 5

Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T
Internal variables: dx

10.2.4 sKTd/(1+sT)

First order lag differentiator with gain, derivative and lag time constant

Functionality: This block implements a first order lag differentiator with gain, derivative and
lag time constant
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
sKTd Td s
H(s) = =K 1
1 + sT T T +s

Macro location: Macros\Filters\High Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,Td,T
Internal variables: dx

10.2.5 sT/(1+sT) _bypass

First order lag differentiator, time constant T (bypass)

Functionality: This block implements a first order lag differentiator block with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Bypass option: if T<=0, then block is a feedthrough (output is equal to input).
This macro has a linear behaviour.

Function:
sT s
H(s) = = 1
1 + sT T +s

Macro location: Macros\Filters\High Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Internal variables: dx

DIgSILENT PowerFactory 2022, Technical Reference 44

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

10.2.6 sT/(1+sT) _enable

First order lag differentiator, time constant T (with enable)

Functionality: This block implements a first order lag differentiator block with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Enable option:
if T>0, then output is enabled (normal transfer function)
if T<=0, then output is 0 and state variable is frozen
This macro has a linear behaviour.

Function:
sT s
H(s) = = 1
1 + sT T +s

Macro location: Macros\Filters\High Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Internal variables: dx

10.2.7 sTb/(1+sTa) _fb

First order lag differentiator, time constant Ta (fallback)

Functionality: This block implements a first order lag differentiator, time constant Ta (bypass)
Parameter Ta must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: if Ta<=0, then assign Ta=0.01
This macro has a linear behaviour.

Function:
sTb Tb s
H(s) = = 1
1 + sTa Ta Ta +s

Macro location: Macros\Filters\High Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: Tb,Ta
Internal variables: dx

10.2.8 sTld/(1+sTlg) _fb

First order lag differentiator, time constant Tlg (fallback value)

Functionality: This block implements a first order lag differentiator with time constant Tlg and
derivative time constant Tld

DIgSILENT PowerFactory 2022, Technical Reference 45

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Parameter Tlg must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: If Tlg<=0, then assign Tlg=0.01

This macro has a linear behaviour.

Function:
sTld Tld s
H(s) = = 1
1 + sTlg Tlg Tlg +s

Macro location: Macros\Filters\High Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: Tld,Tlg
Internal variables: dx

10.3 Low Pass Filters

10.3.1 with reset (to initial value)

10.3.1.1 1/(1+sT) (p) _rst_hold

First order lag, anti-windup limiter, symmetrical, with reset and hold

Functionality: This macro implements a first order lag, state variable limit, symmetrical,
with reset to initial value and output hold capability.
Time constant T must be positive for correct operation
Upper limitation y\_max parameter must be non-negative for correct operation. Otherwise, a
message is printed to the output window.
Parameter T must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max
Internal variables: x\_init

DIgSILENT PowerFactory 2022, Technical Reference 46

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

10.3.1.2 1/(1+sT) (p;p)[p;p] _rst_hold

First order lag, state and derivative rate limit, with reset and hold

Functionality: This macro implements a first order lag, state and derivative rate limit,
with reset to initial value and output hold capability.
Parameter T must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min,r\_min
Upper limitation parameters: y\_max,r\_max
Internal variables: x\_init

10.3.1.3 1/(1+sT) (s) _rst_hold

First order lag, state limit, symmetrical, with reset and hold

Functionality: This macro implements a first order lag, state limit based on signal, symmetri-
cal,
with reset to initial value and output hold capability.
Parameter T must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: y\_max,rst
Continuous states: x
Parameters: T

DIgSILENT PowerFactory 2022, Technical Reference 47

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Internal variables: x\_init

10.3.1.4 1/(1+sT) (s;s) _rst_hold

First order lag, state limit, with reset and hold

Functionality: This macro implements a first order lag, state limit based on signals (asymmetri-
cal),
with reset to initial value and output hold capability.
Parameter T must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Lower limitation input signals: y\_min
Upper limitation input signals: y\_max,rst
Continuous states: x
Parameters: T
Internal variables: x\_init

10.3.1.5 1/(1+sT) [(p;p)] _rst_hold

First order lag, state limit based on parameters (asymmetrical), with reset and hold

Functionality: This macro implements a first order lag, state limit based on parameters (asym-
metrical),
with reset to initial value and output hold capability.
Parameter T must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to initial value)

Macro DSL level: 7
Output signals: yo

DIgSILENT PowerFactory 2022, Technical Reference 48

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Input signals: yi,hold

Upper limitation input signals: rst
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: x\_init

10.3.1.6 1/(1+sT) _rst_hold

First order lag, with reset and hold

Functionality: This macro implements a first order lag block with time constant T,
with reset to initial value and output hold capability.
Parameter T must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Internal variables: x\_init

10.3.1.7 Butterworth 2nd order _rst_hold

Butterworth low-pass filter (2nd order), with reset and hold

Functionality: Implements second order Butterworth low pass filter, with reset and hold
Normalised denominator polynomial (from table): 1+1.414s+s\ˆ2
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1
H(s) = s 2
1 + 1.414 wsc + wc

Macro location: Macros\Filters\Low Pass Filters\with reset (to initial value)

DIgSILENT PowerFactory 2022, Technical Reference 49

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Macro DSL level: 7

Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x1,x2
Parameters: wc
Internal variables: wc\_2,x1\_init

10.3.1.8 Butterworth 3rd order _rst_hold

Butterworth low-pass filter (2nd order), with reset and hold

Functionality: Implements third order Butterworth low pass filter, with reset and hold
Normalised denominator polynomial (from table): 1 + 2*s + 2*s\ˆ2 + s\ˆ3
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a linear behaviour.

Function:
1
H(s) =
1+ 2 wsc + 2 wsc 2 + s 3
wc

Macro location: Macros\Filters\Low Pass Filters\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x1,x2,x3
Parameters: wc
Internal variables: wc\_2,wc\_3,x1\_init

10.3.2 with reset (to input signal value)

10.3.2.1 1/(1+sT) (p) _rst_sig_hold

First order lag, anti-windup limiter, symmetrical, with reset and hold

Functionality: This macro implements a first order lag, state variable limit, symmetrical,
with reset to value of input x\_rst and output hold capability.
Time constant T must be positive for correct operation
Upper limitation y\_max parameter must be non-negative for correct operation. Otherwise, a
message is printed to the output window.
Parameter T must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 50

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to input signal value)
Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

10.3.2.2 1/(1+sT) (p;p)[p;p] _rst_sig_hold

First order lag, state and derivative rate limit, with reset and hold

Functionality: This macro implements a first order lag, state and derivative rate limit,
with reset to value of input x\_rst and output hold capability.
Parameter T must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to input signal value)
Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min,r\_min
Upper limitation parameters: y\_max,r\_max

10.3.2.3 1/(1+sT) (s) _rst_sig_hold

First order lag, state limit, symmetrical, with reset and hold

Functionality: This macro implements a first order lag, state limit based on signal, symmetri-
cal,
with reset to value of input x\_rst and output hold capability.
Parameter T must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to

DIgSILENT PowerFactory 2022, Technical Reference 51

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to input signal value)
Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: y\_max,rst
Continuous states: x
Parameters: T

10.3.2.4 1/(1+sT) (s;s) _rst_sig_hold

First order lag, state limit, with reset and hold

Functionality: This macro implements a first order lag, state limit based on signals (asymmetri-
cal),
with reset to value of input x\_rst and output hold capability.
Parameter T must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to input signal value)
Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Lower limitation input signals: y\_min
Upper limitation input signals: y\_max,rst
Continuous states: x
Parameters: T

10.3.2.5 1/(1+sT) [(p;p)] _rst_sig_hold

First order lag, state limit based on parameters (asymmetrical), with reset and hold

Functionality: This macro implements a first order lag, state limit based on parameters (asym-
metrical),
with reset to value of input x\_rst and output hold capability.
Parameter T must be positive. Otherwise, a message is printed to the output window.

DIgSILENT PowerFactory 2022, Technical Reference 52

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to input signal value)
Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

10.3.2.6 1/(1+sT) _rst_sig_hold

First order lag, with reset and hold

Functionality: This macro implements a first order lag block with time constant T,
with reset to value of input x\_rst and output hold capability.
Parameter T must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters\with reset (to input signal value)
Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: T

10.3.3 Basic Low Pass Filters

10.3.3.1 (1-K)/(1+sT)

First order lag with 1-K gain and time constant T

DIgSILENT PowerFactory 2022, Technical Reference 53

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Functionality: This macro implements a first order lag with 1-K gain and time constant T.
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
1−K 1−K 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T

10.3.3.2 (1-K)/(1+sT) _bypass

First order lag with 1-K gain and time constant (bypass)

Functionality: This macro implements a first order lag with 1-K gain and time constant. It also
includes a bypass function.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Bypass option: if T<=0 then block is a gain, yo=(1-K)*yi
This macro has a linear behaviour.

Function:
1−K 1−K 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T

10.3.3.3 1/(1+sT)

First order lag

Functionality: This macro implements a first order lag block with time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

DIgSILENT PowerFactory 2022, Technical Reference 54

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Macro DSL level: 5

Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T

10.3.3.4 1/(1+sT) (p)

First order lag, anti-windup limiter, symmetrical

Functionality: This macro implements a first order lag, state variable limit, symmetrical
Time constant T must be positive for correct operation
Upper limitation y\_max parameter must be non-negative for correct operation. Otherwise, a
message is printed to the output window.
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

10.3.3.5 1/(1+sT) (p;p)[p;p]

First order lag, state and derivative rate limit

Functionality: This macro implements a first order lag, state and derivative rate limit
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min,r\_min
Upper limitation parameters: y\_max,r\_max

DIgSILENT PowerFactory 2022, Technical Reference 55

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

10.3.3.6 1/(1+sT) (s)

First order lag, state limit, symmetrical

Functionality: This macro implements a first order lag, state limit based on signal, symmetri-
cal
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Upper limitation input signals: y\_max
Continuous states: x
Parameters: T

10.3.3.7 1/(1+sT) (s;s)

First order lag, state limit

Functionality: This macro implements a first order lag, state limit based on signals (asymmetri-
cal)
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Lower limitation input signals: y\_min
Upper limitation input signals: y\_max
Continuous states: x
Parameters: T

10.3.3.8 1/(1+sT) [(p;p)]

First order lag, state limit based on parameters (asymmetrical)

Functionality: This macro implements a first order lag, state limit based on parameters (asym-
metrical)

DIgSILENT PowerFactory 2022, Technical Reference 56

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Parameter T must be positive. Otherwise, a message is printed to the output window.

This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

10.3.3.9 1/(1+sT) _bypass

First order lag (bypass)

Functionality: This macro implements a first order lag block with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Bypass option: if T<=0, block is bypassed (yo=yi)
This macro has a linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T

10.3.3.10 1/(1+sT) _enable

First order lag with enable signal

Functionality: This block implements a first order lag block with time constant T and enable
signal.
Parameter T must be positive. Otherwise, a message is printed to the output window.
Enable option:
If enable < 0.5 then output and state are frozen
If enable >= 0.5 then filter is enabled.
This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 57

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Upper limitation input signals: enable
Continuous states: x
Parameters: T

10.3.3.11 1/(1+sT) and sx

First order delay (PT1)

This macro has a linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo,dx
Input signals: yi
Continuous states: x
Parameters: T

10.3.3.12 1/(1+sT) {p;p} _fb

First order lag with derivative rate limits (bypass)

Functionality: This macro implements a first order lag with derivative rate limits (bypass)
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Bypass option: if T<=0 then yo = yi
This macro has a non-linear behaviour.

Function:
1 1 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Lower limitation parameters: rdown

DIgSILENT PowerFactory 2022, Technical Reference 58

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Upper limitation parameters: rup

10.3.3.13 1/(1+sT/2)

First order lag variant (T/2 time constant)

Functionality: This macro implements a first order lag variant (T/2 time constant)
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
1 2 1
H(s) = = 2
1 + sT /2 T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T

10.3.3.14 1/(K+sT)

First order lag with 1/T gain and T/K time constant

Functionality: This macro implements a first order delay with gain 1/K and time constant T/K
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
1 1 1
H(s) = = K
K + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T

10.3.3.15 1/(K+sT) _bypass

First order lag with 1/T gain and T/K time constant (bypass)

Functionality: This macro implements a first order delay with gain 1/K and time constant T/K
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Bypass option: if T<=0 then yo = yi/K

DIgSILENT PowerFactory 2022, Technical Reference 59

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

This macro has a linear behaviour.

Function:
1 1 1
H(s) = = K
K + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T

10.3.3.16 1/K(T1/T2-1)(1/(1+sT2))

First order lag variant, 3 parameters

Functionality: This macro implements a first order lag variant, 3 parameters

Parameter T2 must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
T1 T1
T2 −1 1 −1 1
H(s) = = T2 1
K 1 + sT2 KT2 T2 +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T1,T2

10.3.3.17 1/K/(1+sT) _bypass

First order lag with gain 1/KT (bypass)

Functionality: This macro implements a first order lag with gain 1/K.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Parameter K must be positive. Otherwise, a message is printed to the output window.
Bypass option: If T<=0, block is a gain 1/K
This macro has a linear behaviour.

Function:
1 1 1 1
H(s) = = 1
K 1 + sT KT T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5

DIgSILENT PowerFactory 2022, Technical Reference 60

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T

10.3.3.18 Butterworth 2nd order

Butterworth low-pass filter (2nd order)

Functionality: Implements second order Butterworth low pass filter

Normalised denominator polynomial (from table): 1+1.414s+s\ˆ2
This macro has a linear behaviour.

Function:
1
H(s) = s 2
1 + 1.414 wsc + wc

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 7
Output signals: yo
Input signals: yi
Continuous states: x1,x2
Parameters: wc
Internal variables: wc\_2

10.3.3.19 Butterworth 3rd order

Butterworth low-pass filter (2nd order)

Functionality: Implements third order Butterworth low pass filter

Normalised denominator polynomial (from table): 1 + 2*s + 2*s\ˆ2 + s\ˆ3
This macro has a linear behaviour.

Function:
1
H(s) =
1+ 2 wsc + 2 wsc 2 + s 3
wc

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 7
Output signals: yo
Input signals: yi
Continuous states: x1,x2,x3
Parameters: wc
Internal variables: wc\_2,wc\_3

DIgSILENT PowerFactory 2022, Technical Reference 61

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

10.3.3.20 K/(1+sT)

First order lag with gain

Functionality: This macro implements a first order lag block with gain K/T and time constant
T.
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
K K 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T

10.3.3.21 K/(1+sT) (p;s) _bypass

First order lag with gain, state limited (bypass)

Functionality: This macro implements a state limited first order lag block with gain K/T and
time constant T.
Upper limit is an input signal, lower limit a parameter.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Bypass option: if T<=0, then block is a gain (yo=K*yi) with limited output.
This macro has a non-linear behaviour.

Function:
K K 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Upper limitation input signals: y\_max
Continuous states: x
Parameters: K,T
Lower limitation parameters: y\_min

10.3.3.22 K/(1+sT) (s;s) _bypass

First order lag with gain, state limited (bypass)

Functionality: This macro implements a state limited first order lag block with gain K/T and

DIgSILENT PowerFactory 2022, Technical Reference 62

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

time constant T.
Upper and lower limit is an input signal.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Bypass option: if T<=0, then block is a gain (yo=K*yi) with limited output.
This macro has a non-linear behaviour.

Function:
K K 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Lower limitation input signals: y\_min
Upper limitation input signals: y\_max
Continuous states: x
Parameters: K,T

10.3.3.23 K/(1+sT) (sp;sp)

First order lag with gain, state limited, limits proportional to limiter input signal

Functionality: This macro implements a state limited first order lag block with gain K/T and
time constant T
Limits are proportional to limiter signal.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
K K 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Upper limitation input signals: ylim
Continuous states: x
Parameters: K,T
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

10.3.3.24 K/(1+sT) [(p;p)] _bypass

First order lag with gain, state limited (bypass)

Functionality: This macro implements a state limited first order lag block with bypass and gain.
The state variable and the output are limited using parameters "y\_min" and "y\_max".

DIgSILENT PowerFactory 2022, Technical Reference 63

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Parameter T must be non-negative. Otherwise, a message is printed to the output window.

Bypass option: if T<=0, block is a limited gain yo = K*yi between y\_min and y\_max limits.
This macro has a non-linear behaviour.

Function:
K K 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 6
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

10.3.3.25 K/(1+sT) _bypass

First order lag with gain (bypass)

Functionality: This macro implements a first order lag block with gain K/T and time constant
T.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Bypass option: if T<=0, then block is a gain (yo=K*yi) with limited output.
This macro has a linear behaviour.

Function:
K K 1
H(s) = = 1
1 + sT T T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T

10.3.3.26 K1 + K2/(1+sT)

First order lag in parallel with gain, 3 parameters

Functionality: This block implements a first order lag in parallel with gain.
This block uses 3 parameters: K1, K2 and T.
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
K1 +K2
K2 K1 T +s
H(s) = K1 + = K1 1
1 + sT T + s

DIgSILENT PowerFactory 2022, Technical Reference 64

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K1,K2,T

10.3.3.27 KT/(1+sT)

First order lag with gain KT

Functionality: This block implements a first order lag with gain K*T.
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
KT 1
H(s) = =K 1
1 + sT T +s

Macro location: Macros\Filters\Low Pass Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T

10.4 Moving Average Filters

10.4.1 MovingAverage (stateless)

Function Moving Average

Functionality: Implements a buffer based moving average filter. The function includes a de-
lay or a buffer based DSL function in the input-output path.
This macro has a non-linear behaviour.

Macro location: Macros\Filters\Moving Average Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: Tdel,Tlength

DIgSILENT PowerFactory 2022, Technical Reference 65

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

10.4.2 MovingAverage _enable_incforward

Moving Average Filter (time continuous implementation, without buffers, with enable)

Moving average filter with Tavg sliding window and enable signal
Implemented based on a 2nd order Pade approximation, as below
This macro has a linear behaviour.

Macro location: Macros\Filters\Moving Average Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Upper limitation input signals: enable
Continuous states: x1,x2,x3
Parameters: Tavg
Internal variables: x3\_del,tinit

10.4.3 MovingAverage _incforward

Moving Average Filter (time continuous implementation, without buffers)

Moving average filter with Tavg sliding window

Implemented based on a 2nd order Pade approximation, as below
This macro has a linear behaviour.

Macro location: Macros\Filters\Moving Average Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x1,x2,x3
Parameters: Tavg
Internal variables: x3\_del,tinit

10.5 Notch Filters

10.5.1 (sˆ2+wnˆ2)/(sˆ2+sBw+wnˆ2)

Notch filter

Functionality: Block that implements a notch filter

Example of initialisation conditions in the main model:

inc(x2)= 0
inc(x1) = yi/sqr(wn)
vardef(wn) = ’rad/s’;’Notch filter frequency’
vardef(Bw) = ’rad/s’;’Notch filter 3db bandwidth’

This macro has a linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 66

DIgSILENT Library - DSL Macros Documentation ()
10 Filters

Function:
wn2 + s2
H(s) =
wn2 + Bw s + s2

Macro location: Macros\Filters\Notch Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x1,x2
Parameters: Bw,wn
Internal variables: dx1,dx2

10.5.2 (sˆ2+wnˆ2)/(sˆ2+sBw+wnˆ2) _bypass

Notch filter (bypass)

Functionality: Block that implements a notch filter with bypass for Bw parameter.
Bypass: If Bw <= 0 and wn <= 0 then output = input

Example of initialisation conditions in the main model

inc(x2)= 0
inc(x1) = selfix(\{abs(Bw)<=0.0\}.and.\{abs(wn)<=0.0\}, yi, yi/sqr(wn))
vardef(wn) = ’rad/s’;’Notch filter frequency’
vardef(Bw) = ’rad/s’;’Notch filter 3db bandwidth’

This macro has a linear behaviour.

Function:
wn2 + s2
H(s) =
wn2 + Bw s + s2

Macro location: Macros\Filters\Notch Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x1,x2
Parameters: Bw,wn
Internal variables: dx1,dx2

10.6 Other Filters

10.6.1 ((1+sTz)/(1+sTp)ˆM)ˆN

Ramp-tracking filter

Functionality: This block implements a transfer function as described in IEEE Std 421.5 Rec-
ommended Practice for Excitation System Models For Power System Stability Studies (Models
PSS2A/PSS2B/PSS2C).
Parameter Tp must be positive. Otherwise, a message is printed to the output window.

DIgSILENT PowerFactory 2022, Technical Reference 67

DIgSILENT Library - DSL Macros Documentation ()
11 Gains

Parameters M and N must have integer values between 0 and 8 (included). If outside range, a
message is printed to the output window. Furthermore, the product N*M must not be greater
than 8 (included).
This macro has a linear behaviour.

Function:
1 + sTz N
H(s) = [ ]
(1 + sTp )M

Macro location: Macros\Filters\Other Filters

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x1,x2,x3,x4,x5,x6,x7,x8,x9,x10,x11,x12,x13,x14,x15,x16
Parameters: Tz,Tp,N,M
Internal variables: yll,nl,yo1,yo2,yo3,yo4,yo5,yo6,yo7,yo8,yo9,yo10,yo11,yo12,yo13,yo14,yo15,yo16,dx1,dx2,dx3,d

11 Gains

This section provides a complete listing of the existing DSL macros within the Gains folder.
Their functionality is explained along with a list of the input and output signals, state variables
and parameters.

11.1 Multiply (-1)

Sign invert

Functionality: Multiplies the input by -1. This macro has a linear behaviour.

Function:
H(s) = −1

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi

11.2 Multiply (-K)

Gain -K

Functionality: Multiplies the input by -K. This macro has a linear behaviour.

Function:
H(s) = −K

Macro location: Macros\Gains

DIgSILENT PowerFactory 2022, Technical Reference 68

DIgSILENT Library - DSL Macros Documentation ()
11 Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K

11.3 Multiply (1-K)

Gain 1-K

Functionality: Multiplies the input by (1-K). This macro has a linear behaviour.

Function:
H(s) = 1 − K

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K

11.4 Multiply (1-K1-K2)

Gain 1-K1-K2

Functionality: Multiplies the input by (1-K1-K2). This macro has a linear behaviour.

Function:
H(s) = 1 − K1 − K2

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K1,K2

11.5 Multiply 1

Feedthrough block

Functionality: Feedthrough block, yo=yi. This macro has a linear behaviour.

Function:
H(s) = 1

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi

11.6 Multiply 1/K

Inverse Gain

DIgSILENT PowerFactory 2022, Technical Reference 69

DIgSILENT Library - DSL Macros Documentation ()
11 Gains

Functionality: Multiplies the input by 1/K. If K=0 then output is zero This macro has a linear
behaviour.

Function:
1
H(s) =
K

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K

11.7 Multiply 1/K [p;p]

Inverted Gain with limits

Functionality: Multiplies the input by 1/K and limits the output within y_min and y_max. If K=0,
output is zero (upper/lower limits still applicable on 0). This macro has a non-linear behaviour.

Function:
1
H(s) =
K

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K Lower limitation parameters: y_min

Upper limitation parameters: y_max

11.8 Multiply 1/K1K2 [p;p]

Inverted Gain, 2 parameters, with limits

Functionality: Multiplies the input by 1/(K1*K2) and limits the output within y_min and y_max.
This macro has a non-linear behaviour.

Function:
1
H(s) =
K1 · K2

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K1,K2 Lower limitation parameters:

y_min Upper limitation parameters: y_max

11.9 Multiply 1/SQRT2

Gain 1 over square root 2

Functionality: Divides the input by sqrt(2). This macro has a linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 70

DIgSILENT Library - DSL Macros Documentation ()
11 Gains

Function:
1
H(s) = √
2

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi

11.10 Multiply 1/SQRT3

Gain 1 over square root 3

Functionality: Divides the input by sqrt(3). This macro has a linear behaviour.

Function:
1
H(s) = √
3

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi

11.11 Multiply K

Gain K

Functionality: Multiplies the input by K. This macro has a linear behaviour.

Function:
H(s) = K

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K

11.12 Multiply K [p;p]

Gain K with limits

Functionality: Multiplies the input by K and limits the output within y_min and y_max values.
This macro has a non-linear behaviour.

Function:
H(s) = K

Macro location: Macros\Gains

DIgSILENT PowerFactory 2022, Technical Reference 71

DIgSILENT Library - DSL Macros Documentation ()
11 Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K Lower limitation parameters: y_min

Upper limitation parameters: y_max

11.13 Multiply K1 K2

Gain K1 * K2

Functionality: Multiplies the input by K1*K2. This macro has a linear behaviour.

Function:
H(s) = K1 · K2

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K1,K2

11.14 Multiply K1 K2 / K3

Gain K1*K2/K3

Functionality: Multiplies the input by K1*K2/K3. This macro has a linear behaviour.

Function:
K1 · K2
H(s) =
K3

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K1,K2,K3

11.15 Multiply K1 K2 K3

Gain K1 * K2 * K3

Functionality: Multiplies the input signal with three constant parameters K1, K2 and K3. This
macro has a linear behaviour.

Function:
H(s) = K1 · K2 · K3

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K1,K2,K3

DIgSILENT PowerFactory 2022, Technical Reference 72

DIgSILENT Library - DSL Macros Documentation ()
11 Gains

11.16 Multiply K1/K2

Gain K1/K2

Functionality: Multiplies the input by K1/K2. This macro has a linear behaviour.

Function:
K1
H(s) =
K2

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K1,K2

11.17 Multiply PI

Gain of PI

Functionality: Multiplies the input by PI. This macro has a linear behaviour.

Function:
H(s) = π

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi

11.18 Multiply SQRT(2/3)

Gain square root 2 over square root 3

Functionality: Multiplies the input by sqrt(2/3). This macro has a linear behaviour.

Function: r
2
H(s) =
3

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi

11.19 Multiply SQRT(3/2)

Gain square root 3 over square root 2

Functionality: Multiplies the input by sqrt(3/2). This macro has a linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 73

DIgSILENT Library - DSL Macros Documentation ()
11 Gains

Function: r
3
H(s) =
2

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi

11.20 Multiply SQRT(K1/K2)

Gain square root of K1/K2

Functionality: Multiplies the input by sqrt(K1/K2), where K1 and K2 are constant parameters.
This macro has a linear behaviour.

Function: r
K1
H(s) =
K2

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K1,K2

11.21 Multiply SQRT2

Gain square root 2

Functionality: Multiplies the input by sqrt(2). This macro has a linear behaviour.

Function: √
H(s) = 2

Macro location: Macros\Gains

Macro DSL level: 5

Output signals: yo Input signals: yi

11.22 Multiply SQRT3

Gain square root 3

Functionality: Multiplies the input by sqrt(3). This macro has a linear behaviour.

Function: √
H(s) = 3

Macro location: Macros\Gains

DIgSILENT PowerFactory 2022, Technical Reference 74

DIgSILENT Library - DSL Macros Documentation ()
12 Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi

12 Higher Order Transfer Functions

This section provides a complete listing of the existing DSL macros within the Higher Order
Transfer Functions folder. Their functionality is explained along with a list of the input and output
signals, state variables and parameters.

12.1 (1+B1s+B2ss)/(1+A1s+A2ss) _bypass

(1+B1s+B2ss)/(1+A1s+A2ss) (bypass)

Functionality: This block implements H(s)= (1+B1s+B2ss)/(1+A1s+A2ss). Parameter A2 must

be positive. Otherwise, a message is printed to the output window. Bypasss option: A bypass
is included based on parameters A1, A2, B1 and B2. This macro has a linear behaviour.

Function:
1 + B1 s + B2 s2
H(s) =
1 + A1 s + A2 s2

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: A1,A2,B1,B2

Internal variables: triv,dx1,dx2

12.2 (1+KsTc)/((1+sTa)(1+sTb)(1+sTc)) _bypass

(1+KsTc)/((1+sTa)(1+sTb)(1+sTc)) (bypass)

Functionality: This block implements H(s)=(1+KsTc)/((1+sTa)(1+sTb)(1+sTc)) Parameters Ta,

Tb and Tc must be positive. Otherwise, a message is printed to the output window. Bypass
option: A bypass is included based on parameters Ta, Tb and Tc. This macro has a linear
behaviour.

Function:
1 + K · Tc s
H(s) =
(1 + sTa )(1 + sTb )(1 + sTc )

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: xa,xb,xc Parameters: Ta,Tb,Tc,K

Internal variables: dxc,yxa,yxb

DIgSILENT PowerFactory 2022, Technical Reference 75

DIgSILENT Library - DSL Macros Documentation ()
12 Higher Order Transfer Functions

12.3 (1+b1s+b2ss)/(1+a1s+a2ss)

(1+b1s+b2ss)/(1+a1s+a2ss)

Functionality: This block implements H(s)= (1+b1s+b2ss)/(1+a1s+a2ss) Parameter a2 must

be positive. Otherwise, a message is printed to the output window. This macro has a linear
behaviour.

Function:
1 + b1 s + b2 s2
H(s) =
1 + a1 s + a2 s2

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: a1,a2,b1,b2

Internal variables: dx1,dx2

12.4 (1+sT3)/(1+sT1+ssT1T2) _bypass

(1+sT3)/(1+sT1+ssT1T2) (bypass)

Functionality: This block implements H(s)= (1+sT3)/(1+sT1+ssT1T2) Parameters T1 and T2

must be non-negative. Otherwise, a message is printed to the output window. Bypass option:
if T1>0 and T2>0 then function is (1+sT3)/(1+sT1+ssT2) if T1=0 and T2>0 then function is
(1+sT3)/(1+ssT2) if T1>0 and T2=0 then function is 1/(1+sT1) if T1=0 and T2=0 then function is
1 (yo=yi)

This macro has a linear behaviour.

Function:
1 + sT3
H(s) =
1 + sT1 + s2 T1 T2

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: T1,T2,T3 Inter-
nal variables: dx1

12.5 (1+sT3+ssT4)/(1+sT1+ssT2)

(1+sT3+ssT4)/(1+sT1+ssT2)

Functionality: This block implements H(s)=(1+sT3+ssT4)/(1+sT1+ssT2) Parameter T2 must be

positive. Otherwise, a message is printed to the output window. This macro has a linear be-
haviour.

Function:
1 + sT3 + s2 T4
H(s) =
1 + sT1 + s2 T2

Macro location: Macros\Higher Order Transfer Functions

DIgSILENT PowerFactory 2022, Technical Reference 76

DIgSILENT Library - DSL Macros Documentation ()
12 Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: T1,T2,T3,T4

Internal variables: dx1,dx2

12.6 (1+sTb)(sTa)ˆ2/(1+sTa)ˆ4

(1+sTb)(sTa)_2/(1+sTa)_4

Functionality: This block implements H(s)=(1+sTb)(sTa)2̂/(1+sTa)4̂ Parameters Ta and Tb must

be positive. Otherwise, a message is printed to the output window. This macro has a linear
behaviour.

Function:
(1 + sTb )(sTa )2
H(s) =
(1 + sTa )4

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2,x3,x4 Parameters: Tb,Ta

Internal variables: yo1,yo2,yo3,dx1,dx2,dx3

12.7 (1+ssT3)/(1+sT1+ssT2) _bypass

(1+ssT3)/(1+sT1+ssT2) (bypass)

Functionality: This block implements H(s)= (1+ssT3)/(1+sT1+ssT2) Parameters T1 and T2

must be non-negative. Otherwise, a message is printed to the output window. Bypass: if
T1>0 and T2>0 then function is (1+ssT3)/(1+sT1+ssT2) if T1=0 and T2>0 then function is
(1+ssT3)/(1+ssT2) if T1>0 and T2=0 then function is 1/(1+sT1) if T1=0 and T2=0 then func-
tion is 1 (yo=yi)

This macro has a linear behaviour.

Function:
1 + s2 T3
H(s) =
1 + sT1 + s2 T2

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: T1,T2,T3 Inter-
nal variables: dx2

12.8 (A0+sA1+ssA2)/(B0+sB1+ssB2) _bypass

(A0+sA1+ssA2)/(B0+sB1+ssB2) (bypass)

Functionality: This block implements H(s)= (A0+sA1+ssA2)/(B0+sB1+ssB2). Parameter B2

must be non-negative. Otherwise, a message is printed to the output window. Bypass option: A
bypass is included on parameter B2. This macro has a linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 77

DIgSILENT Library - DSL Macros Documentation ()
12 Higher Order Transfer Functions

Function:
A0 + sA1 + s2 A2
H(s) =
B0 + sB1 + s2 B2

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: B0,B1,B2,A0,A1,A2

Internal variables: dx1,dx2

12.9 (ss)/(Ass+Bs+1) _bypass

(ss)/(Ass+Bs+1) (bypass)

Functionality: This block implements H(s)=(ss)/(Ass+Bs+1). Parameter A must be positive.

Otherwise, a message is printed to the output window. Bypass option: A bypass is included on
parameters A and B. This macro has a linear behaviour.

Function:
s2
H(s) =
As2 + Bs + 1

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: A,B Internal
variables: triv,dx1,dx2

12.10 (ss+ww)/(ss+sB+ww) _bypass

(ss+ww)/(ss+sB+ww) (bypass)

Functionality: This block implements H(s)=(ss+ww)/(ss+sB+ww). Bypass option: A bypass is

included on parameter B and w. This macro has a linear behaviour.

Function:
ω 2 + s2
H(s) =
s2 + sB + ω 2

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: B,w Internal
variables: triv,dx1,dx2

12.11 1/(1+s(2 x zeta)/wc+ ss/(wc x wc))

Second order low pass filter with cutoff frequency wc and damping factor zeta

DIgSILENT PowerFactory 2022, Technical Reference 78

DIgSILENT Library - DSL Macros Documentation ()
12 Higher Order Transfer Functions

Functionality: This block implements second order low pass filter with characteristic frequency
wc and damping factor zeta vardef(wc)=’rad/s’;’Cutoff frequency’ vardef(zeta)=’n/a’;’Damping
factor’ This macro has a linear behaviour.

Function:
1 ωc2
H(s) = 2ζ
=
1 + ωc s + 1 2
ωc2 s
ωc2 + 2ζωc s + s2

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: wc,zeta

12.12 1/(1+sT1+ssT2) _bypass

Second order lag (bypass)

Functionality: This block implements H(s)=(1/(1+sT1+ssT2)). Parameters T1 and T2 must be

positive. Otherwise, a message is printed to the output window. Bypass option: A bypass is
included on parameters T1 and T2. if T1<=0 and T2<=0 -> yo=yi (bypass T2 and T1 parts) if
T1<=0 and T2 >0 -> Block is H(s)=(1/(1+ssT2)) (bypass T1 part) if T1>0 and T2 <=0 -> Block is
H(s)=(1/(1+sT1)) (bypass T2 part) This macro has a linear behaviour.

Function:
1
H(s) =
1 + sT1 + s2 T2

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: T1,T2

12.13 K(1+sT1)(1+sT2)/(s(1+sT3)) [(p;p)]

K(1+sT1)(1+sT2)/(s(1+sT3)) [(p;p)]

Functionality: This block implements H(s)=K(1+sT1)(1+sT2)/(s(1+sT3)). State variable and out-

put limits are applied using the same parameters. This macro has a non-linear behaviour.

Function:
(1 + sT1 )(1 + sT2 )
H(s) = K
s(1 + sT3 )

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: K,T1,T2,T3

Lower limitation parameters: y_min Upper limitation parameters: y_max Internal vari-
ables: dx1,yo1,yo2

DIgSILENT PowerFactory 2022, Technical Reference 79

DIgSILENT Library - DSL Macros Documentation ()
12 Higher Order Transfer Functions

12.14 K(1+sTd)/((1+sTa)(1+sTb)s) (p;p) _bypass

K(1+sTd)/((1+sTa)(1+sTb)s) (p;p) (bypass)

Functionality: This block implements H(s)=K(1+sTd)/((1+sTa)(1+sTb)s). State limits by parame-

ters and a bypass function are applied. Parameters Ta and Tb must be non-negative. Otherwise,
a message is printed to the output window. Bypass option: A bypass is included on parameters
Ta and Tb. This macro has a non-linear behaviour.

Function:
K(1 + sTd
H(s) =
s(1 + sTa )(1 + sTb )

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: xa,xb,xc Parameters: K,Td,Ta,Tb

Lower limitation parameters: y_min Upper limitation parameters: y_max Internal vari-
ables: xbout,xaout,dxa

12.15 e(-sTd)/((1+sT1)(1+sT1))

Second order lag with ideal delay

Functionality: This block implements a second order lag with ideal delay. The function includes
a delay or a buffer based DSL function in the input-output path. Parameter T1, T2 and Td must
be positive. Otherwise, a message is printed to the output window. This macro has a non-linear
behaviour.

Function:
e−sTd
H(s) =
(1 + sT1 )2

Macro location: Macros\Higher Order Transfer Functions

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: T1,T2,Td

12.16 sˆ2K/(1+sT)ˆ2

Second order lag differentiator with gain

Functionality: This block implements a second order lag differentiator with gain Parameter T
must be positive. Otherwise, a message is printed to the output window. This macro has a
linear behaviour.

Function:
Ks2
H(s) =
(1 + sT )2

Macro location: Macros\Higher Order Transfer Functions

DIgSILENT PowerFactory 2022, Technical Reference 80

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x1,x2 Parameters: K,T Internal
variables: dx1,dx2

13 Integrators

This section provides a complete listing of the existing DSL macros within the Integrators folder.
Their functionality is explained along with a list of the input and output signals, state variables
and parameters.

13.1 with reset (to initial value)

13.1.1 1/s (p;p) _reset

Integrator, state limited by parameters and with reset (to initial value)

Functionality: This macro implements an integrator, state limited by parameters.

Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: xinc

13.1.2 1/s (s;s) _enable_reset

Integrator with signal limits (asymmetrical), hold signal and with reset (to initial value)

Functionality: This macro implements an integrator with signal limits (asymmetrical)

Option \_enable:
If hold signal >=0.5 then integrator is frozen
If hold signal < 0.5 then integrator is unfrozen
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 81

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,hold
Lower limitation input signals: y\_min
Upper limitation input signals: rst,y\_max
Continuous states: x
Internal variables: xinc

13.1.3 1/s [p;p] _reset

Integrator with parameter limits (asymmetrical) and reset (to initial value)

Functionality: This macro implements an integrator with parameter limits (asymmetrical)

Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: xinc

13.1.4 1/s [p] _reset

Integrator with parameter limits (symmetrical) and with reset (to initial value)

Functionality: This macro implements an integrator with parameter limits (symmetrical)

Parameter y\_max must be positive. Otherwise, a message is printed to the output window.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

DIgSILENT PowerFactory 2022, Technical Reference 82

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Upper limitation parameters: y\_max
Internal variables: xinc

13.1.5 1/s [s;s] _reset

Integrator with signal limits (asymmetrical) and with reset (to initial value)

Functionality: This macro implements an integrator with signal limits (asymmetrical)

Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Lower limitation input signals: y\_min
Upper limitation input signals: rst,y\_max
Continuous states: x
Internal variables: xinc

13.1.6 1/s [s] _reset

Integrator with signal limits (symmetrical) and with reset (to initial value)

Functionality: This macro implements an integrator with signal limits (symmetrical)

Input signal must always be positive in order to operate correctly.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo

DIgSILENT PowerFactory 2022, Technical Reference 83

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Input signals: yi
Upper limitation input signals: rst,y\_max
Continuous states: x
Internal variables: xinc

13.1.7 1/s _enable_reset

Integrator with reset (to initial value)

Functionality: This macro implements a continuous time integrator block.

Option \_enable:
If hold signal >=0.5 then integrator is frozen
If hold signal < 0.5 then integrator is unfrozen
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Internal variables: xinc

13.1.8 1/s _incfreeze _reset

Integrator with delayed start based on parameter Tincfreeze and with reset (to initial
value)

Functionality: Integrator with delayed start based on parameter Tincfreeze

Option \_incfreeze: blocks integrator at initialization and afterwards for a duration of Tincfreeze
seconds.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst

DIgSILENT PowerFactory 2022, Technical Reference 84

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Continuous states: x
Parameters: Tincfreeze
Internal variables: t0,xinc

13.1.9 1/s _reset

Integrator with reset (to initial value)

Functionality: This macro implements a continuous time integrator block and reset.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Internal variables: xinc

13.1.10 1/sT _reset

Integrator, time constant T and with reset (to initial value)

Functionality: This macro implements an integrator block with time constant T

Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Internal variables: xinc

DIgSILENT PowerFactory 2022, Technical Reference 85

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

13.1.11 1/sT (p) _reset

Integrator, state limits, symmetrical, time constant T and with reset (to initial value)

Functionality: This macro implements a state limited integrator with time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max
Internal variables: xinc

13.1.12 1/sT (p) _fb_reset

Integrator, state limits, symmetrical, time constant T (fallback) and with reset (to initial
value)

Functionality: This macro implements a state limited integrator with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max
Internal variables: xinc

DIgSILENT PowerFactory 2022, Technical Reference 86

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

13.1.13 1/sT (p; _reset

Integrator, state lower limit, time constant T and with reset (to initial value)

Functionality: This macro implements an integrator, state lower limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min
Internal variables: xinc

13.1.14 1/sT (p; _fb_reset

Integrator, state lower limit, time constant T (fallback) and with reset (to initial value)

Functionality: This macro implements a state lower limited integrator with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min
Internal variables: xinc

DIgSILENT PowerFactory 2022, Technical Reference 87

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

13.1.15 1/sT (p;p) _fb_reset

Integrator, state limits, time constant T (fallback) and with reset (to initial value)

Functionality: This macro implements a state limited integrator with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: xinc

13.1.16 1/sT (p;s) _fb_reset

Integrator, state limits based on parameter/signal, time constant T (fallback) and with re-
set

Functionality: This macro implements an integrator, state limits based on parameter/signal,

time constant T (bypass)
Lower limits is parameter; upper limit is input signal
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst,y\_max
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min

DIgSILENT PowerFactory 2022, Technical Reference 88

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Internal variables: xinc

13.1.17 1/sT (pp;pp) _reset

Integrator, parameter scaled limits, time constant T and with reset (to initial value)

Functionality: This macro implements an integrator, parameter scaled limits, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T,K
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: xinc

13.1.18 1/sT (s;p) _fb_reset

Integrator, state limits based on signal/parameter, time constant T (fb) and with reset

Functionality: This macro implements an integrator, state limits based on signal/parameter,

time constant T (bypass)
Lower limit is a signal; upper limit is a parameter.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Lower limitation input signals: y\_min
Upper limitation input signals: rst

DIgSILENT PowerFactory 2022, Technical Reference 89

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Continuous states: x
Parameters: T
Upper limitation parameters: y\_max
Internal variables: xinc

13.1.19 1/sT (s;s) _fb_reset

Integrator, state limits by signals, time constant T (fb) and with reset (to initial value)

Functionality: This macro implements an integrator, state limits by signals, time constant T
(bypass)
Lower and upper limits are input signals.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Lower limitation input signals: y\_min
Upper limitation input signals: rst,y\_max
Continuous states: x
Parameters: T
Internal variables: xinc

13.1.20 1/sT ;p) _fb_reset

Integrator, state lower limit, time constant T (fb) and with reset (to initial value)

Functionality: This macro implements an integrator, state lower limit, time constant T (bypass)
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo

DIgSILENT PowerFactory 2022, Technical Reference 90

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max
Internal variables: xinc

13.1.21 1/sT ;p) _reset

Integrator, state lower limit, time constant T and with reset (to initial value)

Functionality: This macro implements an integrator, state lower limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max
Internal variables: xinc

13.1.22 1/sT ;p] _fb_reset

Integrator, state upper limit, time constant T (fb) and with reset (to initial value)

Functionality: This macro implements an integrator, state upper limit, time constant T (bypass)
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi

DIgSILENT PowerFactory 2022, Technical Reference 91

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Upper limitation input signals: rst

Continuous states: x
Parameters: T
Upper limitation parameters: y\_max
Internal variables: xinc

13.1.23 1/sT ;p] _reset

Integrator, state upper limit, time constant T and with reset (to initial value)

Functionality: This macro implements an integrator, state upper limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max
Internal variables: xinc

13.1.24 1/sT [p; _fb_reset

Integrator, state lower limit, time constant T (fb) and with reset (to initial value)

Functionality: This macro implements an integrator, state lower limit, time constant T (bypass)
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst

DIgSILENT PowerFactory 2022, Technical Reference 92

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Continuous states: x
Parameters: T
Lower limitation parameters: y\_min
Internal variables: xinc

13.1.25 1/sT [p; _reset

Integrator, state lower limit, time constant T and with reset (to initial value)

Functionality: This macro implements an integrator, state lower limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min
Internal variables: xinc

13.1.26 1/sT _bypass_incfreeze_reset

Integrator with time constant T and delayed start based on parameter Tincfreeze and with
reset

Functionality: Integrator with time constant T and delayed start based on parameter Tincfreeze
Option \_bypass: if time constant T<=0 then block is a feedthrough
Option \_incfreeze: blocks integrator at initialization and afterwards for a duration of Tincfreeze
seconds.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi

DIgSILENT PowerFactory 2022, Technical Reference 93

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Upper limitation input signals: rst

Continuous states: x
Parameters: T,Tincfreeze
Internal variables: t0,xinc

13.1.27 1/sT _fb_reset

Integrator, time constant T (fb) and with reset (to initial value)

Functionality: This macro implements an integrator block with time constant T

Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, yo keeps its initial value
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Internal variables: xinc

13.1.28 1/sT _incfreeze_reset

Integrator with time constant T and delayed start based on parameter Tincfreeze and with
reset

Functionality: Integrator with time constant T and delayed start based on parameter Tincfreeze
Option \_incfreeze: blocks integrator at initialization and afterwards for a duration of Tincfreeze
seconds.
Option \_reset: The state "x" is reset to its initial value upon "rst" signal crossing 0.5 on rising
flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to initial value)

Macro DSL level: 6
Output signals: yo
Input signals: yi
Upper limitation input signals: rst

DIgSILENT PowerFactory 2022, Technical Reference 94

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Continuous states: x
Parameters: T,Tincfreeze
Internal variables: t0,xinc

13.2 with reset (to input signal value)

13.2.1 1/s (p;p) _reset_sig

Integrator, state limited by parameters, with reset (to input signal value)

Functionality: This macro implements an integrator, state limited by parameters.

Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

13.2.2 1/s (s;s) _enable_reset_sig

Integrator with signal limits (asymmetrical), hold signal, with reset (to input signal value)

Functionality: This macro implements an integrator with signal limits (asymmetrical)

Option \_enable:
If hold signal >=0.5 then integrator is frozen
If hold signal < 0.5 then integrator is unfrozen
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,hold,xrst
Lower limitation input signals: y\_min

DIgSILENT PowerFactory 2022, Technical Reference 95

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Upper limitation input signals: rst,y\_max

Continuous states: x

13.2.3 1/s [p;p] _reset_sig

Integrator with parameter limits (asymmetrical), with reset (to input signal value)

Functionality: This macro implements an integrator with parameter limits (asymmetrical)

Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

13.2.4 1/s [p] _reset_sig

Integrator with parameter limits (symmetrical), with reset (to input signal value)

Functionality: This macro implements an integrator with parameter limits (symmetrical)

Parameter y\_max must be positive. Otherwise, a message is printed to the output window.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Upper limitation parameters: y\_max

DIgSILENT PowerFactory 2022, Technical Reference 96

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

13.2.5 1/s [s;s] _reset_sig

Integrator with signal limits (asymmetrical), with reset (to input signal value)

Functionality: This macro implements an integrator with signal limits (asymmetrical)

Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Lower limitation input signals: y\_min
Upper limitation input signals: rst,y\_max
Continuous states: x

13.2.6 1/s [s] _reset_sig

Integrator with signal limits (symmetrical), with reset (to input signal value)

Functionality: This macro implements an integrator with signal limits (symmetrical)

Input signal must always be positive in order to operate correctly.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst,y\_max
Continuous states: x

13.2.7 1/s _enable_reset_sig

Integrator with reset (to input signal value)

Functionality: This macro implements a continuous time integrator block.

Option \_enable:
If hold signal >=0.5 then integrator is frozen
If hold signal < 0.5 then integrator is unfrozen

DIgSILENT PowerFactory 2022, Technical Reference 97

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,hold,xrst
Upper limitation input signals: rst
Continuous states: x

13.2.8 1/s _incfreeze _reset_sig

Integrator with delayed start based on parameter Tincfreeze, with reset (to input signal
value)

Functionality: Integrator with delayed start based on parameter Tincfreeze

Option \_incfreeze: blocks integrator at initialization and afterwards for a duration of Tincfreeze
seconds.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: Tincfreeze
Internal variables: t0

13.2.9 1/s _reset_sig

Integrator with reset (to input signal value)

Functionality: This macro implements a continuous time integrator block and reset.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 98

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Function:
1
H(s) =
s

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x

13.2.10 1/sT _reset_sig

Integrator, time constant T, with reset (to input signal value)

Functionality: This macro implements an integrator block with time constant T

Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T

13.2.11 1/sT (p) _reset_sig

Integrator, state limits, symmetrical, time constant T, with reset (to input signal value)

Functionality: This macro implements a state limited integrator with time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6

DIgSILENT PowerFactory 2022, Technical Reference 99

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

13.2.12 1/sT (p) _fb _reset_sig

Integrator, state limits, symmetrical, time constant T (fallback), with reset (to input signal
valu

Functionality: This macro implements a state limited integrator with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

13.2.13 1/sT (p; _reset_sig

Integrator, state lower limit, time constant T, with reset (to input signal value)

Functionality: This macro implements an integrator, state lower limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst

DIgSILENT PowerFactory 2022, Technical Reference 100

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Upper limitation input signals: rst

Continuous states: x
Parameters: T
Lower limitation parameters: y\_min

13.2.14 1/sT (p; _fb_reset_sig

Integrator, state lower limit, time constant T (fallback), with reset (to input signal value)

Functionality: This macro implements a state lower limited integrator with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min

13.2.15 1/sT (p;p) _fb_reset_sig

Integrator, state limits, time constant T (fallback), with reset (to input signal value)

Functionality: This macro implements a state limited integrator with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x

DIgSILENT PowerFactory 2022, Technical Reference 101

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Parameters: T
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

13.2.16 1/sT (p;s) _fb_reset_sig

Integrator, state limits based on parameter/signal, time constant T (fallback), with reset

Functionality: This macro implements an integrator, state limits based on parameter/signal,

time constant T (bypass)
Lower limits is parameter; upper limit is input signal
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst,y\_max
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min

13.2.17 1/sT (pp;pp) _reset_sig

Integrator, parameter scaled limits, time constant T, with reset (to input signal value)

Functionality: This macro implements an integrator, parameter scaled limits, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x

DIgSILENT PowerFactory 2022, Technical Reference 102

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Parameters: T,K
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

13.2.18 1/sT (s;p) _fb_reset_sig

Integrator, state limits based on signal/parameter, time constant T (fallback) , with reset

Functionality: This macro implements an integrator, state limits based on signal/parameter,

time constant T (bypass)
Lower limit is a signal; upper limit is a parameter.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Lower limitation input signals: y\_min
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

13.2.19 1/sT (s;s) _fb_reset_sig

Integrator, state limits by signals, time constant T (fallback), with reset (to input signal
value)

Functionality: This macro implements an integrator, state limits by signals, time constant T
(bypass)
Lower and upper limits are input signals.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

DIgSILENT PowerFactory 2022, Technical Reference 103

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Macro DSL level: 6

Output signals: yo
Input signals: yi,xrst
Lower limitation input signals: y\_min
Upper limitation input signals: rst,y\_max
Continuous states: x
Parameters: T

13.2.20 1/sT ;p) _fb_reset_sig

Integrator, state lower limit, time constant T (fallback), with reset (to input signal value)

Functionality: This macro implements an integrator, state lower limit, time constant T (bypass)
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

13.2.21 1/sT ;p) _reset_sig

Integrator, state lower limit, time constant T, with reset (to input signal value)

Functionality: This macro implements an integrator, state lower limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst

DIgSILENT PowerFactory 2022, Technical Reference 104

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Upper limitation input signals: rst

Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

13.2.22 1/sT ;p] _fb_sig

Integrator, state upper limit, time constant T (fallback), with reset (to input signal value)

Functionality: This macro implements an integrator, state upper limit, time constant T (bypass)
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

13.2.23 1/sT ;p] _reset_sig

Integrator, state upper limit, time constant T, with reset (to input signal value)

Functionality: This macro implements an integrator, state upper limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T

DIgSILENT PowerFactory 2022, Technical Reference 105

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Upper limitation parameters: y\_max

13.2.24 1/sT [p; _fb_reset_sig

Integrator, state lower limit, time constant T (fallback), with reset (to input signal value)

Functionality: This macro implements an integrator, state lower limit, time constant T (bypass)
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, then output keeps initial value.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min

13.2.25 1/sT [p; _reset_sig

Integrator, state lower limit, time constant T, with reset (to input signal value)

Functionality: This macro implements an integrator, state lower limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min

DIgSILENT PowerFactory 2022, Technical Reference 106

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

13.2.26 1/sT _bypass_incfreeze_reset_sig

Integrator with time constant T and delayed start based on parameter Tincfreeze, with
reset

Functionality: Integrator with time constant T and delayed start based on parameter Tincfreeze
Option \_bypass: if time constant T<=0 then block is a feedthrough
Option \_incfreeze: blocks integrator at initialization and afterwards for a duration of Tincfreeze
seconds.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T,Tincfreeze
Internal variables: t0

13.2.27 1/sT _fb_reset_sig

Integrator, time constant T (fallback), with reset (to input signal value)

Functionality: This macro implements an integrator block with time constant T

Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Option \_fb: if T<=0, yo keeps its initial value
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T

DIgSILENT PowerFactory 2022, Technical Reference 107

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

13.2.28 1/sT _incfreeze_reset_sig

Integrator with time constant T and delayed start based on parameter Tincfreeze, with
reset

Functionality: Integrator with time constant T and delayed start based on parameter Tincfreeze
Option \_incfreeze: blocks integrator at initialization and afterwards for a duration of Tincfreeze
seconds.
Option \_reset\_sig: The state "x" is reset to value of "xrst" input signal upon "rst" signal crossing
0.5 on rising flank.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators\with reset (to input signal value)

Macro DSL level: 6
Output signals: yo
Input signals: yi,xrst
Upper limitation input signals: rst
Continuous states: x
Parameters: T,Tincfreeze
Internal variables: t0

13.3 Basic Integrators

13.3.1 1/s

Integrator

Functionality: This macro implements a continuous time integrator block.

This macro has a linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x

13.3.2 1/s (p;p)

Integrator, state limited by parameters

Functionality: This macro implements an integrator, state limited by parameters.

DIgSILENT PowerFactory 2022, Technical Reference 108

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

13.3.3 1/s (s;s) _enable

Integrator with signal limits (asymmetrical) and hold signal

Functionality: This macro implements an integrator with signal limits (asymmetrical)

Enable option:
If hold signal >=0.5 then integrator is frozen
If hold signal < 0.5 then integrator is unfrozen
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi,hold
Lower limitation input signals: y\_min
Upper limitation input signals: y\_max
Continuous states: x

13.3.4 1/s [p;p]

Integrator with parameter limits (asymmetrical)

Functionality: This macro implements an integrator with parameter limits (asymmetrical)

This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators

Macro DSL level: 5

DIgSILENT PowerFactory 2022, Technical Reference 109

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Output signals: yo
Input signals: yi
Continuous states: x
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

13.3.5 1/s [p]

Integrator with parameter limits (symmetrical)

Functionality: This macro implements an integrator with parameter limits (symmetrical)

Parameter y\_max must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Upper limitation parameters: y\_max

13.3.6 1/s [s;s]

Integrator with signal limits (asymmetrical)

Functionality: This macro implements an integrator with signal limits (asymmetrical)

This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Lower limitation input signals: y\_min
Upper limitation input signals: y\_max
Continuous states: x

13.3.7 1/s [s]

Integrator with signal limits (symmetrical)

DIgSILENT PowerFactory 2022, Technical Reference 110

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Functionality: This macro implements an integrator with signal limits (symmetrical)

Input signal must always be positive in order to operate correctly.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Upper limitation input signals: y\_max
Continuous states: x

13.3.8 1/s _enable

Integrator

Functionality: This macro implements a continuous time integrator block.

Enable option:
If hold signal >=0.5 then integrator is frozen
If hold signal < 0.5 then integrator is unfrozen
This macro has a linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi,hold
Continuous states: x

13.3.9 1/s _incfreeze

Integrator with delayed start based on parameter Tincfreeze

Functionality: Integrator with delayed start based on parameter Tincfreeze

Option incfreeze: blocks integrator at initialization and afterwards for a duration of Tincfreeze
seconds.
This macro has a non-linear behaviour.

Function:
1
H(s) =
s

Macro location: Macros\Integrators

DIgSILENT PowerFactory 2022, Technical Reference 111

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Macro DSL level: 5

Output signals: yo
Input signals: yi
Continuous states: x
Parameters: Tincfreeze
Internal variables: t0

13.3.10 1/sT

Integrator, time constant T

Functionality: This macro implements an integrator block with time constant T

Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T

13.3.11 1/sT (p)

Integrator, state limits, symmetrical, time constant T

Functionality: This macro implements a state limited integrator with time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

DIgSILENT PowerFactory 2022, Technical Reference 112

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

13.3.12 1/sT (p) _fb

Integrator, state limits, symmetrical, time constant T (fallback)

Functionality: This macro implements a state limited integrator with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: if T<=0, then output keeps initial value.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

13.3.13 1/sT (p;

Integrator, state lower limit, time constant T

Functionality: This macro implements an integrator, state lower limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min

13.3.14 1/sT (p; _fb

Integrator, state lower limit, time constant T (fallback)

Functionality: This macro implements a state lower limited integrator with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: if T<=0, then output keeps initial value.
This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 113

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min

13.3.15 1/sT (p;p) _fb

Integrator, state limits, time constant T (fallback)

Functionality: This macro implements a state limited integrator with time constant T
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: if T<=0, then output keeps initial value.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

13.3.16 1/sT (p;s) _fb

Integrator, state limits based on parameter/signal, time constant T (fallback)

Functionality: This macro implements an integrator, state limits based on parameter/signal,

time constant T (bypass)
Lower limits is parameter; upper limit is input signal
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: if T<=0, then output keeps initial value.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

DIgSILENT PowerFactory 2022, Technical Reference 114

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Upper limitation input signals: y\_max
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min

13.3.17 1/sT (pp;pp)

Integrator, parameter scaled limits, time constant T

Functionality: This macro implements an integrator, parameter scaled limits, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T,K
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

13.3.18 1/sT (s;p) _fb

Integrator, state limits based on signal/parameter, time constant T (fallback)

Functionality: This macro implements an integrator, state limits based on signal/parameter,

time constant T (bypass)
Lower limit is a signal; upper limit is a parameter.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: if T<=0, then output keeps initial value.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Lower limitation input signals: y\_min

DIgSILENT PowerFactory 2022, Technical Reference 115

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

13.3.19 1/sT (s;s) _fb

Integrator, state limits by signals, time constant T (fallback)

Functionality: This macro implements an integrator, state limits by signals, time constant T
(bypass)
Lower and upper limits are input signals.
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: if T<=0, then output keeps initial value.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Lower limitation input signals: y\_min
Upper limitation input signals: y\_max
Continuous states: x
Parameters: T

13.3.20 1/sT ;p)

Integrator, state lower limit, time constant T

Functionality: This macro implements an integrator, state lower limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

DIgSILENT PowerFactory 2022, Technical Reference 116

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

13.3.21 1/sT ;p) _fb

Integrator, state lower limit, time constant T (fallback)

Functionality: This macro implements an integrator, state lower limit, time constant T (bypass)
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: if T<=0, then output keeps initial value.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

13.3.22 1/sT ;p]

Integrator, state upper limit, time constant T

Functionality: This macro implements an integrator, state upper limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

13.3.23 1/sT ;p] _fb

Integrator, state upper limit, time constant T (fallback)

Functionality: This macro implements an integrator, state upper limit, time constant T (bypass)
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: if T<=0, then output keeps initial value.
This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 117

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Upper limitation parameters: y\_max

13.3.24 1/sT [p;

Integrator, state lower limit, time constant T

Functionality: This macro implements an integrator, state lower limit, time constant T
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min

13.3.25 1/sT [p; _fb

Integrator, state lower limit, time constant T (fallback)

Functionality: This macro implements an integrator, state lower limit, time constant T (bypass)
Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: if T<=0, then output keeps initial value.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo

DIgSILENT PowerFactory 2022, Technical Reference 118

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

Input signals: yi
Continuous states: x
Parameters: T
Lower limitation parameters: y\_min

13.3.26 1/sT _bypass_incfreeze

Integrator with time constant T and delayed start based on parameter Tincfreeze

Functionality: Integrator with time constant T and delayed start based on parameter Tincfreeze
Option bypass: if time constant T<=0 then block is a feedthrough
Option incfreeze: blocks integrator at initialization and afterwards for a duration of Tincfreeze
seconds.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T,Tincfreeze
Internal variables: t0

13.3.27 1/sT _fb

Integrator, time constant T (fallback)

Functionality: This macro implements an integrator block with time constant T

Parameter T must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: if T<=0, yo keeps its initial value
This macro has a linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T

DIgSILENT PowerFactory 2022, Technical Reference 119

DIgSILENT Library - DSL Macros Documentation ()
13 Integrators

13.3.28 1/sT _incfreeze

Integrator with time constant T and delayed start based on parameter Tincfreeze

Functionality: Integrator with time constant T and delayed start based on parameter Tincfreeze
Option incfreeze: blocks integrator at initialization and afterwards for a duration of Tincfreeze
seconds.
This macro has a non-linear behaviour.

Function:
1
H(s) =
sT

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T,Tincfreeze
Internal variables: t0

13.3.29 K/s

Integrator with gain

Functionality: This macro implements an integrator with gain

This macro has a linear behaviour.

Function:
1
H(s) = K
s

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K

13.3.30 K/s (p;p)

Integrator with gain, state limit by parameters, asymmetrical

Functionality: This block implements an integrator with gain, state limit by parameters, asym-
metrical
This macro has a non-linear behaviour.

Function:
1
H(s) = K
s

DIgSILENT PowerFactory 2022, Technical Reference 120

DIgSILENT Library - DSL Macros Documentation ()
14 Lead-lag Blocks

Macro location: Macros\Integrators

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

13.3.31 K/s [(s;s)]

Integrator with gain, upper/lower input limit signals

Functionality: This block implements an integrator with gain, upper/lower input limit signals.
State variable and output are limited using the same input limit signals y\_min and y\_max.
This macro has a non-linear behaviour.

Function:
1
H(s) = K
s

Macro location: Macros\Integrators

Macro DSL level: 7
Output signals: yo
Input signals: yi
Lower limitation input signals: y\_min
Upper limitation input signals: y\_max
Continuous states: x
Parameters: K

14 Lead-lag Blocks

This section provides a complete listing of the existing DSL macros within the Lead-lag Blocks
folder. Their functionality is explained along with a list of the input and output signals, state
variables and parameters.

14.1 (1+ATs)/(1+BTs)

Lead-lag block with three parameters

Functionality: Block that implements a continuous time lead-lag transfer function. Uses three
parameters: A, B and T. Parameters T and B must be positive. Otherwise, a message is printed
to the output window.

This macro has a linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 121

DIgSILENT Library - DSL Macros Documentation ()
14 Lead-lag Blocks

Function:
1
1 + AT s A AT +s
H(s) = = 1
1 + BT s B BT +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: A,B,T Internal

variables: dx

14.2 (1+sTb)/(1+sTa)

Lead-lag block, time constants Ta and Tb

Functionality: This macro implements a lead-lag block using two parameters Ta and Tb. Param-
eter Ta must be positive. Otherwise, a message is printed to the output window. This macro has
a linear behaviour.

Function:
1
1 + sTb Tb Tb +s
H(s) = = 1
1 + sTa Ta Ta +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: Tb,Ta Internal

variables: dx

14.3 (1+sTb)/(1+sTa) [(p;p)] _bypass

Lead-lag block, anti-windup limits (bypass)

Functionality: This macro implements a state limited lead-lag block with bypass. The state
variable and the output are limited using parameters "y_min" and "y_max". Parameter Ta must
be non-negative. Otherwise, a message is printed to the output window. Bypass option: if
Ta<=0 or Ta=Tb, block is a limited feed-through yo = yi between y_min and y_max limits. This
macro has a non-linear behaviour.

Function:
1
1 + sTb Tb Tb +s
H(s) = = 1
1 + sTa Ta Ta +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: Tb,Ta Lower limita-
tion parameters: y_min Upper limitation parameters: y_max Internal variables: dx,yox

DIgSILENT PowerFactory 2022, Technical Reference 122

DIgSILENT Library - DSL Macros Documentation ()
14 Lead-lag Blocks

14.4 (1+sTb)/(1+sTa) [(p;p)] _fb

Lead-lag block, anti-windup limiter, time constant Ta (fallback value)

Functionality: This macro implements a first order lead-lag block with anti-windup limits. Param-
eter Ta must be non-negative. Otherwise, a message is printed to the output window. Fallback
option: If lag time constant Ta<=0 then use Ta=0.01. This macro has a non-linear behaviour.

Function:
1
1 + sTb Tb Tb +s
H(s) = = 1
1 + sTa Ta Ta +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: Tb,Ta Lower limita-
tion parameters: y_min Upper limitation parameters: y_max Internal variables: dx,yox

14.5 (1+sTb)/(1+sTa) [(pp;pp)] _bypass

Lead-lag block, anti-windup limiter, K dependent limits (bypass)

Functionality: This macro implements a lead-lag block with anti windup limits dependent on
parameters K, y_min and y_max Parameter Ta must be non-negative. Otherwise, a message
is printed to the output window. Parameter K must be positive. Otherwise a message is printed
to the output window. Bypass option: if Ta<=0 Ta=Tb, block is a limited feed-through yo = yi
between y_min/K and y_max/K limits. This macro has a non-linear behaviour.

Function:
1
1 + sTb Tb Tb +s
H(s) = = 1
1 + sTa Ta Ta +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: Tb,Ta,K Lower lim-
itation parameters: y_min Upper limitation parameters: y_max Internal variables: dx,yox

14.6 (1+sTb)/(1+sTa) _bypass

Lead-lag block (bypass)

Functionality: This macro implements a lead-lag block with bypass. Bypass option: If Ta>0 then
block is a lead-lag If Ta<=0 .or. Ta=Tb then block is bypassed (yo=yi) Parameter Ta must be
non-negative. Otherwise, a message is printed to the output window. This macro has a linear
behaviour.

Function:
1
1 + sTb Tb Tb +s
H(s) = = 1
1 + sTa Ta Ta +s

DIgSILENT PowerFactory 2022, Technical Reference 123

DIgSILENT Library - DSL Macros Documentation ()
14 Lead-lag Blocks

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: Tb,Ta Internal

variables: dx

14.7 (1+sTld)/(1+sTlg) and sx

Lead-lag block with lead time constant Tld and lag time constant Tlg

Lead-lag block (variant) Tld - lead time constant Tlg - lag time constant If Tlg=0, then Tlg=0.01

This macro has a linear behaviour.

Function:
1
1 + sTld Tld Tld +s
H(s) = = 1
1 + sTlg Tlg Tlg +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: Tld,Tlg Internal

variables: dx

14.8 (1-ATs)/(1+sAT/2)

Lead-lag block, with gain and time constant

Functionality: This macro implements a lead-lag block with gain and time constant Parameter A
and T must be non-negative. Otherwise, a message is printed to the output window. This macro
has a linear behaviour.

Function:
1
1 + AT s AT − s
H(s) = = 2 2
1 + A T2 s AT + s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: A,T Internal vari-
ables: dx,Tz

14.9 (1-sT)/(1+sT/2) _bypass

Lead-lag block variant, 1 parameter (bypass)

Functionality: This block implements a variant of a lead-lag block based on a single parameter
T. it also includes a bypass in case T=0. Parameter T must be non-negative. Otherwise, a
message is printed to the output window. Bypass option: If T<=0 then yo=yi (feedthrough
block). This macro has a linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 124

DIgSILENT Library - DSL Macros Documentation ()
14 Lead-lag Blocks

Function:
1
1 − sT −s
H(s) = = 2 T2
1 + sT /2 T +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: T

14.10 (K+sTb)/(1+sTa)

Lead-lag block variant, 3 parameters

Functionality: This macro implements a variant of a lead-lag using three parameters K, Ta and
Tb. Parameter Ta must be positive. Otherwise, a message is printed to the output window. This
macro has a linear behaviour.

Function:
K
K + sTb Tb Tb +s
H(s) = = 1
1 + sTa Ta Ta +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: K,Tb,Ta Internal

variables: dx

14.11 (a+sbT)/(1+sT) _bypass

Lead-lag block variant, 3 parameters (bypass)

Functionality: This macro implements a lead-lag block using three parameters a, b and T. Pa-
rameter T must be non-negative. Otherwise, a message is printed to the output window. Bypass
option: if T<=0, block is a gain yo=a*yi This macro has a linear behaviour.

Function: a
a + sbT +s
H(s) = = b bT
1
1 + sT T + s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: a,b,T Internal vari-
ables: dx

14.12 K(1+sTb)/(1+sTa)

Lead-lag block with gain, time constant Ta

DIgSILENT PowerFactory 2022, Technical Reference 125

DIgSILENT Library - DSL Macros Documentation ()
14 Lead-lag Blocks

Functionality: This macro implements a lead-lag block with gain, time constant Ta Parameter
Ta must be positive. Otherwise, a message is printed to the output window. This macro has a
linear behaviour.

Function:
1
K(1 + sTb ) Ta Tb +s
H(s) = = 1
1 + sTa KTb Ta +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: K,Tb,Ta Internal

variables: dx

14.13 K(1+sTld)/(1+sTlg) _fb

Lead-lag block with gain, time constant Tlg (fallback value)

Functionality: This macro implements a lead-lag block with gain, time constant Tlg (fallback
value) Parameter Tlg must be non-negative. Otherwise, a message is printed to the output
window. Fallback option: If Tlg<=0, then use Tlg=0.01 This macro has a linear behaviour.

Function:
1
K(1 + sTld ) Tlg Tld +s
H(s) = = 1
1 + sTlg KTld Tlg +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: K,Tld,Tlg Internal

variables: dx

14.14 K(A1+sT1)/(A2+sT2)

General first order lead-lag block

Functionality: This macro implements a general first order lead-lag block, 5 parameters Param-
eter T2 must be positive. Otherwise, a message is printed to the output window. This macro
has a linear behaviour.

Function:
A1
K(A1 + sT1 ) T1 T1 +s
H(s) = =K A2
A2 + sT2 T2 T2 +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: K,A1,T1,A2,T2

Internal variables: dx

DIgSILENT PowerFactory 2022, Technical Reference 126

DIgSILENT Library - DSL Macros Documentation ()
14 Lead-lag Blocks

14.15 K(A1+sT1)/(A2+sT2) [(p;p)] _fb

General first order lead lag block with state and output limits, time constant T2 (fallback
value)

Functionality: This macro implements a general first order lead lag block with state limits, time
constant T2 (fallback value) Parameters T1 and T2 must be non-negative. Otherwise, a mes-
sage is printed to the output window. Fallback option: if T2<=0 then use T2=0.01 This macro
has a non-linear behaviour.

Function:
A1
K(A1 + sT1 ) T1 T1 +s
H(s) = =K A2
A2 + sT2 T2 T2 +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: K,A1,T1,A2,T2

Lower limitation parameters: y_min Upper limitation parameters: y_max Internal vari-
ables: dx

14.16 K(A1+sT1)/(A2+sT2) _fb

General first order lead-lag block (fallback value)

Functionality: This macro implements a general first order lead-lag block with 5 parameters.
Parameter T2 must be non-negative. Otherwise, a message is printed to the output window.
Fallback option: If T2<=0, then use T2=0.01 This macro has a linear behaviour.

Function:
A1
K(A1 + sT1 ) T1 T1 +s
H(s) = =K A2
A2 + sT2 T2 T2 +s

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: K,A1,T1,A2,T2

Internal variables: dx

14.17 a23(1+(a11-a13a21/a23)sTw)/(1+a11sTw)

a23(1+(a11-a13a21/a23)sTw)/(1+a11sTw)

Functionality: This block implements the first order transfer function H(s)=a23(1+(a11-a13a21/a23)sTw)/(1+a11sTw)
Parameter Tw must be positive. Otherwise, a message is printed to the output window. Param-
eter a11 must be positive. Otherwise, a message is printed to the output window. This macro
has a linear behaviour.

Function:
1 + (a11 − a13 a21 /a23 )Tw s
H(s) = a23
1 + a11 Tw s

DIgSILENT PowerFactory 2022, Technical Reference 127

DIgSILENT Library - DSL Macros Documentation ()
15 Limiters

Macro location: Macros\Lead-lag Blocks

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: a11,a13,a21,a23,Tw

Internal variables: dx,Ta,Tb

15 Limiters

This section provides a complete listing of the existing DSL macros within the Limiters folder.
Their functionality is explained along with a list of the input and output signals, state variables
and parameters.

15.1 Limit ;p] _eps

Limiter (upper) with small threshold

Functionality: This block implements an upper limiter with a small threshold upon switching
between the linear and the limitted regions. This block avoids toggling behaviour when the input
signal is at one of the limit values. The threshold is defined by parameter eps and it is usually
set to a small user defined value. If set=rst=1 (at within deadband condition) then output is
undefined. If eps=0, then this block is an upper limiter without switching threshold. This macro
has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: eps Upper limitation parameters: y_max
Internal variables: setmax,rstmax,yo_max

15.2 Limit [p; _eps

Limiter (lower) with small threshold

Functionality: This block implements a lower limiter with a small threshold upon switching be-
tween the linear and the limitted regions. This block avoids toggling behaviour when the input
signal is at one of the limit values. The threshold is defined by parameter eps and it is usually
set to a small user defined value. If set=rst=1 (at within deadband condition) then output is
undefined. If eps=0, then this block is a lower limiter without switching threshold. This macro
has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: eps Lower limitation parameters: y_min
Internal variables: setmin,rstmin,yo_min

DIgSILENT PowerFactory 2022, Technical Reference 128

DIgSILENT Library - DSL Macros Documentation ()
15 Limiters

15.3 Limit [p;p]

Limiter (lower/upper, asymmetric)

Functionality: This block implements an asymmetric limit (upper/lower) This macro has a non-
linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Lower limitation parameters: y_min Upper limitation
parameters: y_max

15.4 Limit [p;p] _eps

Limiter (lower/upper,asymmetric) with small threshold

Functionality: This block implements a symmetric limiter with a small threshold upon switching
between the linear and the limitted regions. This block avoids toggling behaviour when the input
signal is at one of the limit values. The threshold is defined by parameter eps and it is usually
set to a small user defined value. If set=rst=1 (at within deadband condition) then output is
undefined. If eps=0, then this block is an asymmetric limiter without switching threshold. This
macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: eps Lower limitation parameters: y_min
Upper limitation parameters: y_max Internal variables: setmin,rstmin,setmax,rstmax,yo_min,yo_max

15.5 Limit [p]

Limiter (lower/upper,symmetric)

Functionality: This block implements a symmetric limit. Parameter y_lim must be positive. Oth-
erwise a message is printed to the output window. This macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Upper limitation parameters: y_lim

15.6 Limit [p] (using min/max)

Limiter (lower/upper,symmetric)

Functionality: This block implements a symmetric limiter. Parameter y_lim must be positive.
Otherwise a message is printed to the output window. This macro has a non-linear behaviour.

Macro location: Macros\Limiters

DIgSILENT PowerFactory 2022, Technical Reference 129

DIgSILENT Library - DSL Macros Documentation ()
15 Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Upper limitation parameters: y_lim

15.7 Limit [p] _eps

Limiter (lower/upper,symmetric) with small threshold

Functionality: This block implements a symmetric limiter with a small threshold upon switching
between the linear and the limitted regions. This block avoids toggling behaviour when the input
signal is at one of the limit values. The threshold is defined by parameter eps and it is usually set
to a small user defined value. Parameter y_lim must be positive. Otherwise a message is printed
to the output window. If set=rst=1 (at within deadband condition) then output is undefined. If
eps=0, then this block is a symmetric limiter without switching threshold. This macro has a
non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: eps Upper limitation parameters: y_lim
Internal variables: setmin,rstmin,setmax,rstmax,yo_min,yo_max

15.8 Limit [s;s]

Limiter (lower/upper, asymmetric with signals)

Functionality: This block implements an asymmetric limiter with signals (upper/lower) This
macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Lower limitation input signals: y_min Upper limitation
input signals: y_max

15.9 Limit [s;s] _eps

Limiter (lower/upper,asymmetric) with small threshold

Functionality: This block implements a symmetric limiter with a small threshold upon switching
between the linear and the limitted regions. This block avoids toggling behaviour when the input
signal is at one of the limit values. The threshold is defined by parameter eps and it is usually
set to a small user defined value. If set=rst=1 (at within deadband condition) then output is
undefined. If eps=0, then this block is an asymmetric limiter without switching threshold. This
macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Lower limitation input signals: y_min Upper limitation
input signals: y_max Parameters: eps Internal variables: setmin,rstmin,setmax,rstmax,yo_min,yo_max

DIgSILENT PowerFactory 2022, Technical Reference 130

DIgSILENT Library - DSL Macros Documentation ()
15 Limiters

15.10 Limit [sp;sp]

Limiter (lower/upper, asymmetric with signals)

Functionality: This block implements an asymmetric limiter with signals (upper/lower) and pa-
rameters (upper/lower). This macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Lower limitation input signals: yi_min Upper limitation
input signals: yi_max Lower limitation parameters: y_min Upper limitation parameters:
y_max

15.11 Limit lower [p;

Limiter (lower)

Functionality: This block implements a lower limit. This macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Lower limitation parameters: y_min

15.12 Limit upper ;p]

Limiter (upper)

Functionality: This block implements an upper limit. This macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 5

Output signals: yo Input signals: yi Upper limitation parameters: y_max

15.13 Rate limiter ;p}

Gradient limiter (upper)

Functionality: This block implements a gradient limiter (upper) Parameter grd_up will always
be interpreted as a positive gradient when input is increasing. This macro has a non-linear
behaviour.

Macro location: Macros\Limiters

Macro DSL level: 7

Output signals: yo Input signals: yi Upper limitation parameters: grd_up

DIgSILENT PowerFactory 2022, Technical Reference 131

DIgSILENT Library - DSL Macros Documentation ()
15 Limiters

15.14 Rate limiter base ;p}

Gradient limiter with base (upper)

Functionality: This block implements an upper gradient limiter block Parameters: base - the
base value of the input signal, this leads to a gradient limitation in pu/s grd_up - upper gradient
parameter, must be positive, in p.u., base value = base Parameter grd_up will always be inter-
preted as a positive gradient when input is increasing. This macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 7

Output signals: yo Input signals: yi Parameters: base Upper limitation parameters: grd_up

15.15 Rate limiter base {p;

Gradient limiter with base (lower)

Functionality: This block implements a lower gradient limiter block Parameters: base - the base
value of the input signal, this leads to a gradient limitation in pu/s grd_down - lower gradient
parameter, in p.u., base value = base Parameter grd_down will always be interpreted as a
negative gradient when input is decreasing. This macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 7

Output signals: yo Input signals: yi Parameters: base Lower limitation parameters: grd_down

15.16 Rate limiter base {p;p}

Gradient limiter with base (lower/upper, asymmetric)

Functionality: This block implements a gradient limiter (asymmetrical) using parameters grd_up
and grd_down Parameters: base - the base value of the input signal, this leads to a gradient
limitation in pu/s grd_down - lower gradient parameter in p.u., base value = base grd_up - upper
gradient parameter in p.u., base value = base Parameter grd_up will always be interpreted as a
positive gradient when input is increasing. Parameter grd_down will always be interpreted as a
negative gradient when input is decreasing. This macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 7

Output signals: yo Input signals: yi Parameters: base Lower limitation parameters: grd_down
Upper limitation parameters: grd_up

15.17 Rate limiter base {p}

Gradient limiter with base (lower/upper,symmetric)

Functionality: This block implements a gradient limiter block (upper/lower), symmetric, in per-

DIgSILENT PowerFactory 2022, Technical Reference 132

DIgSILENT Library - DSL Macros Documentation ()
15 Limiters

unit Parameters: base - the base value of the input signal, this leads to a gradient limitation in
pu/s grd - gradient parameter, in p.u., base value = base Parameter grd will always be interpreted
as a positive gradient when input is increasing. Parameter grd will always be interpreted as a
negative gradient when input is decreasing. This macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 7

Output signals: yo Input signals: yi Parameters: base Upper limitation parameters: grd

15.18 Rate limiter {p;

Gradient limiter (lower)

Functionality: This block implements a gradient limiter (lower) Parameter grd_down will always
be interpreted as a negative gradient when input is decreasing. This macro has a non-linear
behaviour.

Macro location: Macros\Limiters

Macro DSL level: 7

Output signals: yo Input signals: yi Lower limitation parameters: grd_down

15.19 Rate limiter {p;p}

Gradient limiter (lower/upper, asymmetric)

Functionality: This block implements a gradient limiter (lower/upper, asymmetric) Parameter

grd_up will always be interpreted as a positive gradient when input is increasing. Parameter
grd_down will always be interpreted as a negative gradient when input is decreasing. This
macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 7

Output signals: yo Input signals: yi Lower limitation parameters: grd_down Upper limita-
tion parameters: grd_up

15.20 Rate limiter {p}

Gradient limiter (lower/upper,symmetric)

Functionality: This block implements a gradient limiter (lower/upper,symmetric) Parameter grd

will always be interpreted as a positive gradient when input is increasing. Parameter grd will
always be interpreted as a negative gradient when input is decreasing. This macro has a non-
linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 7

DIgSILENT PowerFactory 2022, Technical Reference 133

DIgSILENT Library - DSL Macros Documentation ()
16 Logic Functions

Output signals: yo Input signals: yi Upper limitation parameters: grd

15.21 Rate limiter {s;s} _buffer

Gradient limiter (adjustable asymmetric limits, contains buffers)

Functionality: This block implements an asymmetric gradient limiter using adjustable input limits.
Attention: This macro uses the DSL special function lastvalue (buffer based). The output yo of
this block is simulation time step dependent This macro has a non-linear behaviour.

Macro location: Macros\Limiters

Macro DSL level: 7

Output signals: yo Input signals: yi Lower limitation input signals: grd_down Upper limi-
tation input signals: grd_up Internal variables: yi0,t0,dt,dy

16 Logic Functions

This section provides a complete listing of the existing DSL macros within the Logic Functions
folder. Their functionality is explained along with a list of the input and output signals, state
variables and parameters.

16.1 Basic Logic Functions

16.1.1 AND2

Logic function AND with two inputs (boolean)

Functionality: Implements the logic function AND with two inputs.

yi1 and yi2 are assumed to be boolean input values
false =(-oo,0.5)
true =[0.5, oo)
Truth table
-------------------------
| yi1 | yi2 | yo |
|-----------------------|
| false | false | false |
| true | false | false |
| false | true | false |
| true | true | true |
-------------------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Basic Logic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

DIgSILENT PowerFactory 2022, Technical Reference 134

DIgSILENT Library - DSL Macros Documentation ()
16 Logic Functions

16.1.2 AND3

Logic function AND with three inputs (boolean)

Functionality: Implements the logic function AND with three inputs.

yi1, yi2 and yi3 are assumed to be boolean input values
false =(-oo,0.5)
true =[0.5, oo)
Truth table
---------------------------------
| yi1 | yi2 | yi3 | yo |
|-----------------------|-------|
| false | false | false | false |
| true | false | false | false |
| false | true | false | false |
| true | true | false | false |
| false | false | true | false |
| true | false | true | false |
| false | true | true | false |
| true | true | true | true |
---------------------------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Basic Logic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2,yi3

16.1.3 AND4

Logic function AND with four inputs (boolean)

Functionality: Implements the logic function AND with four inputs.

yi1, yi2, yi3 and yi4 are assumed to be boolean input values
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Basic Logic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2,yi3,yi4

16.1.4 EOR

Logic function EOR (NOT EQUAL) (boolean)

Functionality: Implements the logic function EOR (NOT EQUAL) with two inputs
yi1 and yi2 are assumed to be boolean input values
false =(-oo,0.5)
true =[0.5, oo)
Truth table
-------------------------

DIgSILENT PowerFactory 2022, Technical Reference 135

DIgSILENT Library - DSL Macros Documentation ()
16 Logic Functions

| yi1 | yi2 | yo |
|-----------------------|
| false | false | false |
| true | false | true |
| false | true | true |
| true | true | false |
-------------------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Basic Logic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

16.1.5 EQUAL

Logic function EQUAL (NOT EOR) (boolean)

Functionality: Implements the logic function EQUAL

Description: Returns 1 if yi1 is equal with yi2, 0 otherwise
Behaviour identical with negated exclusive OR
yi1 and yi2 are assumed boolean inputs
false =(-oo,0.5)
true =[0.5, oo)
Truth table
-------------------------
| yi1 | yi2 | yo |
|-----------------------|
| false | false | true |
| true | false | false |
| false | true | false |
| true | true | true |
-------------------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Basic Logic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

16.1.6 NOR

Logic function NOR (boolean)

Functionality: Implements the logic function NOR.

yi1 and yi2 are assumed to be boolean input values
false =(-oo,0.5)
true =[0.5, oo)
Truth table
-------------------------
| yi1 | yi2 | yo |

DIgSILENT PowerFactory 2022, Technical Reference 136

DIgSILENT Library - DSL Macros Documentation ()
16 Logic Functions

|-----------------------|
| false | false | true |
| true | false | false |
| false | true | false |
| true | true | false |
-------------------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Basic Logic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

16.1.7 NOT

Logic function NOT (boolean)

Functionality: Implements the logic function NOT.

yi is assumed to be a boolean input value
false =(-oo,0.5)
true =[0.5, oo)
Truth table
-----------------
| yi | yo |
|---------------|
| false | true |
| true | false |
-----------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Basic Logic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

16.1.8 OR2

Logic function OR with two inputs (boolean)

Functionality: Implements the logic function OR with two inputs.

yi1 and yi2 are assumed to be boolean input values
false =(-oo,0.5)
true =[0.5, oo)
Truth table
-------------------------
| yi1 | yi2 | yo |
|-----------------------|
| false | false | false |
| true | false | true |
| false | true | true |
| true | true | true |

DIgSILENT PowerFactory 2022, Technical Reference 137

DIgSILENT Library - DSL Macros Documentation ()
16 Logic Functions

-------------------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Basic Logic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

16.1.9 OR3

Logic function OR with three inputs (boolean)

Functionality: Implements the logic function OR with three inputs.

yi1, yi2 and yi3 are assumed to be boolean input values
false =(-oo,0.5)
true =[0.5, oo)
Truth table
---------------------------------
| yi1 | yi2 | yi3 | yo |
|-----------------------|-------|
| false | false | false | false |
| true | false | false | true |
| false | true | false | true |
| true | true | false | true |
| false | false | true | true |
| true | false | true | true |
| false | true | true | true |
| true | true | true | true |
---------------------------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Basic Logic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2,yi3

16.1.10 OR4

Logic function OR with four inputs (boolean)

Functionality: Implements the logic function OR with four inputs.

yi1, yi2, yi3 and yi4 are assumed to be boolean input values
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Basic Logic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2,yi3,yi4

DIgSILENT PowerFactory 2022, Technical Reference 138

DIgSILENT Library - DSL Macros Documentation ()
16 Logic Functions

16.2 Logic Functions with Pick-up/Drop-off

16.2.1 2_out_of_3 _ip

Output equals to 1 if two inputs are true

Functionality: Output equals to 1 if two inputs are true

Logic function that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Logic Functions with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2,yi3
Parameters: Tpick,Tdrop

16.2.2 AND2 _ip

Logic AND function applied on two inputs (boolean, picdro implementation)

Functionality: Logic AND function applied on two inputs

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
yi1 and yi2 are assumed to be boolean input values
false =(-oo,0.5)
true =[0.5, oo)
Truth table
-------------------------
| yi1 | yi2 | yo |
|-----------------------|
| false | false | false |
| true | false | false |
| false | true | false |
| true | true | true |
-------------------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Logic Functions with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: Tpick,Tdrop

16.2.3 AND3 _ip

Logic function AND applied to three inputs (boolean, picdro implementation)

Functionality: Implements the logic function AND applied to three inputs

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
yi1, yi2 and yi3 are assumed to be boolean input values
false =(-oo,0.5)

DIgSILENT PowerFactory 2022, Technical Reference 139

DIgSILENT Library - DSL Macros Documentation ()
16 Logic Functions

true =[0.5, oo)

Truth table
---------------------------------
| yi1 | yi2 | yi3 | yo |
|-----------------------|-------|
| false | false | false | false |
| true | false | false | false |
| false | true | false | false |
| true | true | false | false |
| false | false | true | false |
| true | false | true | false |
| false | true | true | false |
| true | true | true | true |
---------------------------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Logic Functions with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2,yi3
Parameters: Tpick,Tdrop

16.2.4 Invert Logic _ip

Invert a logical signal (boolean, picdro implementation)

Functionality: Invert a logical signal

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Logic Functions with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: Tpick,Tdrop

16.2.5 NOT _ip

Logic NOT function (boolean, picdro implementation)

Functionality: Implements the logic NOT function

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
yi is assumed to be a boolean input value
false =(-oo,0.5)
true =[0.5, oo)
Truth table
-----------------
| yi | yo |
|---------------|
| false | true |
| true | false |

DIgSILENT PowerFactory 2022, Technical Reference 140

DIgSILENT Library - DSL Macros Documentation ()
16 Logic Functions

-----------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Logic Functions with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi1
Parameters: Tpick,Tdrop

16.2.6 OR2 _ip

Logic OR function applied on two inputs (boolean, picdro implementation)

Functionality: Implements the logic OR function applied on two inputs (delay)

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
yi1 and yi2 are assumed to be boolean input values
false =(-oo,0.5)
true =[0.5, oo)
Truth table
-------------------------
| yi1 | yi2 | yo |
|-----------------------|
| false | false | false |
| true | false | true |
| false | true | true |
| true | true | true |
-------------------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Logic Functions with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2
Parameters: Tpick,Tdrop

16.2.7 OR3 _ip

Logic OR function applied on three inputs (boolean, picdro implementation)

Functionality: Implements the logic OR function applied on three inputs

Logic function based on picdro() that avoids toggling effects but introduces step re-evaluation.
yi1, yi2 and yi3 are assumed to be boolean input values
false =(-oo,0.5)
true =[0.5, oo)
Truth table
---------------------------------
| yi1 | yi2 | yi3 | yo |
|-----------------------|-------|
| false | false | false | false |
| true | false | false | true |
| false | true | false | true |

DIgSILENT PowerFactory 2022, Technical Reference 141

DIgSILENT Library - DSL Macros Documentation ()
16 Logic Functions

| true | true | false | true |

| false | false | true | true |
| true | false | true | true |
| false | true | true | true |
| true | true | true | true |
---------------------------------
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Logic Functions with Pick-up/Drop-off

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2,yi3
Parameters: Tpick,Tdrop

16.3 Special Logic Functions

16.3.1 Bistable

Prioritized S-R flip-flop (bistable multivibrator)

Functionality: Prioritized S-R flip-flop (bistable multivibrator)

The Bistable macro operates as below:
When S input is true and R input is false, the flip-flop goes to the Set state. This is the first
stable state, where Q is true.
When R is true and S is false, the flip-flop goes to the reset state. This is the second stable
state, where Q is false.
When both S and R are true, the flip-flop goes to the prioritized state defined by the Select
priority parameter.
When both S and R are false, the flip-flop stays in its previous state.
vardef(PRIO)=’0/1’;’Prioritised state: 1=SET, 0=RESET’
PRIO\_SET=1: If S=R=1 then Q=1
PRIO\_SET=0: If S=R=1 then Q=0
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Special Logic Functions

Macro DSL level: 6
Output signals: Q,not\_Q
Input signals: S,R
Parameters: PRIO\_SET

16.3.2 Edge detector

Outputs an impulse when input changes

Functionality: The Edge Detector block outputs an impulse (the value of 1 for one time step)
when the logical input changes
If EDGE< 0.5 (e.g. EDGE=0 (default value) ) then the detection occurs on the rising edge (from
FALSE (yi<0.5) to TRUE (yi>=0.5) ).
If 0.5<=EDGE< 1.5 (e.g. EDGE=1) then the detection occurs on the falling edge (from TRUE
(yi>=0.5) to FALSE (yi<0.5) ).
If EDGE>=1.5 (e.g. EDGE=2) then the detection occurs on either edges.

DIgSILENT PowerFactory 2022, Technical Reference 142

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Special Logic Functions

Macro DSL level: 6
Output signals: yo
Input signals: yi
Parameters: EDGE
Internal variables: rise,fall

16.3.3 Monostable

Monostable flip-flop (one-shot multivibrator)

Functionality: Monostable/monoflop (one-shot) - it generates a pulse of pre-defined duration

when triggered (output yo is set to 1). When the timer has expired, it returns to its stable state
and produces no more output until triggered again.
The output is set to TRUE (yo = 1 i.e. switches on) upon a rising edge of the input (i.e. yi>0.5)
if the monostable output at the previous time step was FALSE (yo=0). Upon triggering, the
monostable’s output is held TRUE (yo = 1) for a time duration of T seconds. The Monostable
block ignores any edge occurring when the pulse is TRUE. Upon time period T expiry since
triggering, the output is set to FALSE (yo = 0, i.e. switching off).
This macro has a non-linear behaviour.

Macro location: Macros\Logic Functions\Special Logic Functions

Macro DSL level: 6
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: T
Internal variables: set,rst,t0

17 Math Functions

This section provides a complete listing of the existing DSL macros within the Math Functions
folder. Their functionality is explained along with a list of the input and output signals, state
variables and parameters.

17.1 Basic Functions

17.1.1 ABS

Absolute value of real input

Functionality: Returns the absolute value of the input.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

DIgSILENT PowerFactory 2022, Technical Reference 143

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

Macro DSL level: 5

Output signals: yo
Input signals: yi

17.1.2 CEIL

Round input to upper integer value

Functionality: Returns the ceil() value of the input.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.1.3 EXP

Exponential function

Functionality: Computes the exponential function of the input.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.1.4 FLOOR

Round input to lower integer value

Functionality: Computes the floor function of the input.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.1.5 FRAC

Extraction of fractional part of input

Functionality: Retrieves the fractional part of the input.

This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 144

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.1.6 LN

Natural logarithm of input

Functionality: Computes the natural logarithm of the input.

The domain of the function is yi>0.
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.1.7 LOG

Logarithm to base of 10

Functionality: Computes the base 10 logarithm of the input.

The domain of the function is yi>0.
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.1.8 MAX2

Maximum function (of two signals)

Functionality: Computes the maximum between two input signals.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

17.1.9 MAX3

Maximum function (of three signals)

DIgSILENT PowerFactory 2022, Technical Reference 145

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

Functionality: Computes the maximum between three input signals.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2,yi3

17.1.10 MAX4

Maximum function (of four signals)

Functionality: Computes the maximum between four input signals.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2,yi3,yi4

17.1.11 MIN2

Minimum function (of two signals)

Functionality: Computes the minimum between two input signals.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2

17.1.12 MIN3

Minimum function (of three signals)

Functionality: Computes the minimum between three input signals.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2,yi3

DIgSILENT PowerFactory 2022, Technical Reference 146

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

17.1.13 MIN4

Minimum function (of four signals)

Functionality: Computes the minimum between four input signals.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi1,yi2,yi3,yi4

17.1.14 MODULO

Remainder after numerical division of input by parameter n

Functionality: Computes the remainder after numerical division of yi by n

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: n

17.1.15 RECIPROCAL

Reciprocal function: returns the inverse of input u

Functionality: Returns the inverse of input u

This macro has a linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 6
Output signals: yo
Input signals: u

17.1.16 RECIPROCAL _fb

Reciprocal function: returns the inverse of input u (fallback)

Functionality: Returns the inverse of input u

Option \_fb: If abs(u)<0.000001 then output returns 1/0.000001
This macro has a linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 6
Output signals: yo

DIgSILENT PowerFactory 2022, Technical Reference 147

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

Input signals: u

17.1.17 ROUND

Rounds input to nearest integer value

Functionality: Round input to nearest integer value.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.1.18 SIGN

Determines sign of input

Functionality: Determines the sign of the input.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.1.19 SQRT

Square root of input

Functionality: Computes the square root of the input.

Note: input may not be negative. If input negative then the absolute value is taken in order to
avoid error.
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.1.20 xˆ2

Square function

Functionality: Computes the square of the input.

This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 148

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.1.21 xˆp

Input to the power of p

Functionality: Computes the input to the power of p

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Basic Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi
Parameters: p

17.2 Complex Operations

17.2.1 ADD COMPLEX

Addition of two complex quantities

Functionality: Addition of two complex quantities defined by (re1,im1) and (re2,im2).

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Complex Operations

Macro DSL level: 5
Output signals: re,im
Input signals: re1,im1,re2,im2

17.2.2 CONJ COMPLEX

Compute the complex conjugate

Functionality: Retrieve the complex conjugate of a complex number (re1,im1).

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Complex Operations

Macro DSL level: 5
Output signals: re,im
Input signals: re1,im1

DIgSILENT PowerFactory 2022, Technical Reference 149

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

17.2.3 DIV COMPLEX

Division of two complex quantities

Functionality: Division of two complex quantities defined by (re1,im1) and (re2,im2).

Returns: real an imaginary components of the complex division (re1,im1)/(re2,im2).
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Complex Operations

Macro DSL level: 5
Output signals: re,im
Input signals: re1,im1,re2,im2
Internal variables: var1

17.2.4 MAG COMPLEX

Magnitude of complex quantity

Functionality: Retrieves the magnitude of a complex quantity with real and imaginary com-
ponents ’re’ and ’im’.
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Complex Operations

Macro DSL level: 5
Output signals: mag
Input signals: re,im

17.2.5 MUL COMPLEX

Multiplication of two complex quantities

Functionality: Multiplication of two complex quantities defined by (re1,im1) and (re2,im2).

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Complex Operations

Macro DSL level: 5
Output signals: re,im
Input signals: re1,im1,re2,im2

17.2.6 SUB COMPLEX

Subtraction of two complex quantities

Functionality: Subtraction of two complex quantities defined by (re1,im1) and (re2,im2).

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Complex Operations

Macro DSL level: 5
Output signals: re,im

DIgSILENT PowerFactory 2022, Technical Reference 150

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

Input signals: re1,im1,re2,im2

17.2.7 TO POLAR COMPLEX

Compute the polar form of a complex number from rectangular form

Functionality: Compute the polar form of a complex number from rectangular form.
Output phi is in radians.
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Complex Operations

Macro DSL level: 5
Output signals: mag,phi
Input signals: re,im

17.2.8 TO RECTANGULAR COMPLEX

Compute the rectangular form of a complex number from polar form

Functionality: Compute the rectangular form of a complex number from polar form.
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Complex Operations

Macro DSL level: 5
Output signals: re,im
Input signals: mag,phi

17.3 Trigonometric Functions

17.3.1 ACOS

Arccosine of input

Functionality: Returns the arccosine of the input.

The output yo is in radians.
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.3.2 ASIN

Arcsine of input

DIgSILENT PowerFactory 2022, Technical Reference 151

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

Functionality: Returns the arcsine of the input.

The input yi is in radians.
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.3.3 ATAN

Arctangent of input

Functionality: Returns the arctangent of the input.

Output yo is expressed in radians
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.3.4 ATAN2

Four-quadrant arctangent

Functionality: Returns the principal value of the angle, given in radians, between the Euclidean
plane positive x-axis and the ray to the point (re,im) of the complex value defined by inputs "re"
and "im".
Output is in radians, ranging between (-pi,pi].
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: re,im

17.3.5 ATAN2D

Four-quadrant arctangent (degrees)

Functionality: Returns the principal value of the angle, given in degrees, between the Euclidean
plane positive x-axis and the ray to the point (re,im) of the complex value defined by inputs "re"
and "im".
Output is in degrees, ranging between (-180,180].
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5

DIgSILENT PowerFactory 2022, Technical Reference 152

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

Output signals: yo
Input signals: re,im

17.3.6 ATAND

Arctangent of input (output angle in degrees)

Functionality: Returns the arctangent of the input (input is the tangent of angle).
Output yo is expressed in degrees
This macro has a linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 6
Output signals: yo
Input signals: yi

17.3.7 COS

Cosine of input

Functionality: Returns the cosine of the input.

Input yi is in radians.
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.3.8 COSD

Cosine of input (degrees)

Functionality: Computes the cosine of the input (expressed in degrees).

This macro has a linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 6
Output signals: yo
Input signals: yi

17.3.9 COSH

Hyperbolic cosine of input

Functionality: Returns the cosine hyperbolic of the input.

This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 153

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.3.10 COSHD

Hyperbolic cosine of input (degrees)

Functionality: Returns the cosine hyperbolic of the input.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.3.11 SIN

Sine of input

Functionality: Computes the sine of the input.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.3.12 SIND

Sine of input (degrees)

Functionality: Computes the sine of the input (expressed in degrees).

This macro has a linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 6
Output signals: yo
Input signals: yi

17.3.13 SINH

Hyperbolic sine of input

Functionality: Computes the sine hyperbolic of the input.

DIgSILENT PowerFactory 2022, Technical Reference 154

DIgSILENT Library - DSL Macros Documentation ()
17 Math Functions

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.3.14 SINHD

Hyperbolic sine of input (degrees)

Functionality: Computes the sine hyperbolic of the input (expressed in degrees).

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.3.15 TAN

Tangent of input

Functionality: Computes the tangent of the input.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.3.16 TAND

Tangent of angle (input angle in degrees)

Functionality: Returns the tangent of an angle yi.

Input yi is expressed in degrees.
This macro has a linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 6
Output signals: yo
Input signals: yi

DIgSILENT PowerFactory 2022, Technical Reference 155

DIgSILENT Library - DSL Macros Documentation ()
18 Mechanical

17.3.17 TANH

Hyperbolic tangent of input

Functionality: Computes the tangent hyperbolic of the input.

This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

17.3.18 TANHD

Hyperbolic tangent of input (degrees)

Functionality: Computes the tangent hyperbolic of the input.

Input yi is expressed in degrees.
This macro has a non-linear behaviour.

Macro location: Macros\Math Functions\Trigonometric Functions

Macro DSL level: 5
Output signals: yo
Input signals: yi

18 Mechanical

This section provides a complete listing of the existing DSL macros within the Mechanical folder.
Their functionality is explained along with a list of the input and output signals, state variables
and parameters.

18.1 1/(2Hs)

Inertia H

This macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 5

Output signals: yo Input signals: yi Continuous states: x Parameters: H

18.2 Accelerating Power (simple)

Computation of accelerating power (simple)

DIgSILENT PowerFactory 2022, Technical Reference 156

DIgSILENT Library - DSL Macros Documentation ()
18 Mechanical

Functionality: This macro computes the accelerating power This macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 5

Output signals: yo Input signals: speed,xmt,xme

18.3 Accelerating Power IPB

Computation of accelerating power (variant)

Functionality: This macro calculates the accellerating power of a machine in either generator
MVA base (IPB=1) or in generator MW base (IPB=0)

This macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 5

Output signals: Pa Input signals: cosn,speed,xmt,xme Parameters: IPB

18.4 Gear Box

Gear Box

This macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 5

Output signals: omega Input signals: speed Parameters: Nratio,RPM_syn

18.5 Mass_J

Mass_J

This macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 5

Output signals: omega Input signals: M1,M2 Continuous states: xomega Parameters: J

18.6 P/omg -> Torque

Calculation of torque based on power and speed

Functionality: This macro computes torque based on speed and power. Speed input ’omega’ is
expressed in rad/s. ’Power’ input is expressed in kW. ’Torque’ output is expressed in Nm. This

DIgSILENT PowerFactory 2022, Technical Reference 157

DIgSILENT Library - DSL Macros Documentation ()
18 Mechanical

macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 5

Output signals: Torque Input signals: Power,omega

18.7 Pt/Pturb

Convert p.u. turbine power in generator MW base (for synchronous generators)

Functionality: This block converts the turbine power from the base defined by parameter PN to
the generator MW base. If PN=0, no conversion is perfromed This macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 5

Output signals: pt Input signals: pturb,sgnn,cosn Parameters: PN

18.8 Shaft J-k and Pin

Single mass p.u. shaft model with one coupling and input power

Functionality: This block implements a single mass p.u. shaft model with one coupling and input
power Nominal torque Tnom = Snom/(2*pi*fnom)

Initial conditions: This macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 6

Output signals: omega_j,torque_jk Input signals: omega_k,Pin Continuous states: xd-

theta_jk,xomega_j Parameters: K_jk,D_jk,D_jj,H_j,fnom Internal variables: T_j,Td_jj,Td_jk,Tin,dtheta_jk,dw_j,dw_

18.9 Shaft i-J

Single mass p.u. shaft model with one coupling, no input power

Functionality: This block implements a single mass p.u. shaft model with one coupling, no input
power Nominal torque Tnom = Snom/(2*pi*fnom)

Initial conditions: This macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 6

Output signals: torque_ji Input signals: omega_i Continuous states: xdtheta_ji,xomega_j

Parameters: K_ji,D_ji,D_jj,H_j,fnom Internal variables: T,Td_ji,Td_jj,dtheta_ji_deg,dw_ji,dwj,fnom_,o3,omega_j,tw

DIgSILENT PowerFactory 2022, Technical Reference 158

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

18.10 Shaft i-J-k

Single mass p.u. shaft model with two couplings, no input power

Functionality: This block implements a single mass p.u. shaft model with two couplings, no input
power Nominal torque Tnom = Snom/(2*pi*fnom)

Initial conditions: This macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 6

Output signals: omega_j,torque_jk Input signals: omega_k,omega_i,torque_ij Continuous

states: xdtheta_jk,xomega_j Parameters: K_jk,D_jk,D_ij,D_jj,H_j,fnom Internal variables:
T,T13,Td12,Td2,add,dtheta_deg,dw2,dw_jk,dw_ki,o1,o2,o3,yi

18.11 Shaft i-J-k and Pin

Single mass p.u. shaft model with two couplings and input power

Functionality: This block implements a single mass p.u. shaft model with two couplings and
input power Nominal torque Tnom = Snom/(2*pi*fnom)

Initial conditions: This macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 5

Output signals: omega_j,torque_jk Input signals: omega_k,omega_i,torque_ij,Pin Contin-

uous states: xdtheta_jk,xomega_j Parameters: K_jk,D_jk,D_ij,D_jj,H_j,fnom Internal vari-
ables: T,T1,T13,Td12,Td2,add,dtheta_deg,dw2,dw_jk,dw_ki,o1,o2,o3,yi

18.12 Spring

Spring

This macro has a linear behaviour.

Macro location: Macros\Mechanical

Macro DSL level: 5

Output signals: M Input signals: omega1,omega2 Continuous states: xphi Parameters:

K,D Internal variables: dxphi

19 PI(D) Controllers

This section provides a complete listing of the existing DSL macros within the PI(D) Controllers
folder. Their functionality is explained along with a list of the input and output signals, state
variables and parameters.

DIgSILENT PowerFactory 2022, Technical Reference 159

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

19.1 with reset (to initial value)

19.1.1 Kc+1/sTi [(p;p)] (tunable) _rst_hold

PI controller, parallel variant, with anti-windup limiter and integrator time constant

Functionality: This macro implements a variant of a PI Controller (parallel variant) with the
possibility to apply performance parameters.
Controller proportional gain and integrator time constant are tuned using performance parame-
ters Kc, tau\_p and theta\_p.
Selectable tuning methods: Internal Model Control (IMC) and Integral of Time-weighted Abso-
lute Error (ITAE)
The parameters K\_p, T\_p, and theta\_p should be entered/obtained by fitting dynamic input
and output data to a first-order plus dead-time (FOPDT) model.
Tunable parameters:
- K\_p: Process gain - affects the magnitude of the response, regardless of the speed of re-
sponse. Kp=steady state change in measured process variable / steady state change in con-
troller output
- T\_p: Process time constant, in seconds - (the amount of time needed for the output to reach
(1-exp(-1)) or 63.2\% of the way to steady state conditions. The process time constant affects
the speed of response.
- theta\_p: Process dead time, in seconds - the time delay is expressed as a time shift in the
input variable
PI Controller parameters (calculated parameters based on the tunable parameters):
- Proportional gain: Kc
- Integral time constant: Ti, in seconds
Parameter Ti must be positive. Otherwise, a message is printed to the output window.
ControlTuning: selects one of the available tuning modes: IMC aggressive, IMC moderate, IMC
conservative, ITAE set point tracking, ITAE Disturbance rejection
1=IMC Aggressive tuning:
tau\_c = max(0.1*T\_p,0.8*theta\_p)
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p
2=IMC Moderate tuning: tau\_c = max(1*T\_p,8.0*theta\_p
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p
3=IMC Conservative tuning: tau\_c = max(10.0*T\_p,80.0*theta\_p
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p
4=ITAE Set point tracking:
Kc = 0.586/Kp*(theta\_p/T\_p)\ˆ-0.916
Ti = T\_p/(1.03-0.165*(theta\_p/T\_p)
any other value=ITAE Disturbance rejection:
Kc = 0.859/Kp*(theta\_p/T\_p)\ˆ-0.977
Ti = T\_p/0.674*(theta\_p/T\_p)\ˆ0.680
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1
1 +s
H(s) = Kc + = Kc Kc Ti
sTi s

DIgSILENT PowerFactory 2022, Technical Reference 160

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Parameters: K\_p,T\_p,theta\_p,ControlTuning
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: Kc,Ti,tau\_c,x\_init

19.1.2 Kc+1/sTi [(p;p)](rise time)_rst_hold

PI controller, parallel variant, with anti-windup limiter and integrator time constant

Functionality: This macro implements a variant of a PI Controller (parallel variant) with the
possibility to apply performance parameters.
Controller proportional gain and integrator time constant are tuned using performance parame-
ters Kc, tau\_p and theta\_p.
Selectable tuning methods: Internal Model Control (IMC) and Integral of Time-weighted Abso-
lute Error (ITAE)
The parameters K\_p, T\_rise, and theta\_p should be entered/obtained by fitting dynamic input
and output data to a first-order plus dead-time (FOPDT) model.
The parameter T\_p is computed based on the input parameter T\_rise - rise time of a first order
equivalated plant model
Tunable parameters:
- K\_p: Process gain - affects the magnitude of the response, regardless of the speed of re-
sponse. Kp=steady state change in measured process variable / steady state change in con-
troller output
- T\_rise: Process rise time, in seconds - the time needed for the output to reach 90% from 10%
of the way to steady state conditions assuming a first order system for the process.
- theta\_p: Process dead time, in seconds - the time delay is expressed as a time shift in the
input variable
PI Controller parameters (calculated parameters based on the tunable parameters):
- Proportional gain: Kc
- Integral time constant: Ti, in seconds
Parameter Ti must be positive. Otherwise, a message is printed to the output window.
Internal variable T\_p: Process time constant, in seconds - (the amount of time needed for the
output to reach (1-exp(-1)) or 63.2\% of the way to steady state conditions. The process time
constant affects the speed of response.
ControlTuning: selects one of the available tuning modes: IMC aggressive, IMC moderate, IMC
conservative, ITAE set point tracking, ITAE Disturbance rejection
1=IMC Aggressive tuning:
tau\_c = max(0.1*T\_p,0.8*theta\_p)
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p
2=IMC Moderate tuning: tau\_c = max(1*T\_p,8.0*theta\_p
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p
3=IMC Conservative tuning: tau\_c = max(10.0*T\_p,80.0*theta\_p
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p
4=ITAE Set point tracking:
Kc = 0.586/Kp*(theta\_p/T\_p)\ˆ-0.916

DIgSILENT PowerFactory 2022, Technical Reference 161

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Ti = T\_p/(1.03-0.165*(theta\_p/T\_p)
any other value=ITAE Disturbance rejection:
Kc = 0.859/Kp*(theta\_p/T\_p)\ˆ-0.977
Ti = T\_p/0.674*(theta\_p/T\_p)\ˆ0.680
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1
1 +s
H(s) = Kc + = Kc Kc Ti
sTi s

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Parameters: K\_p,T\_rise,theta\_p,ControlTuning
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: Kc,Ti,tau\_c,T\_p,x\_init

19.1.3 Kp(1/Ti+s)/s (s) _rst (variant)

PI controller, parallel variant, with anti-windup and reset

Functionality: This block implements a PI controller, parallel variant with anti-windup.

The anti-windup implementation is based on the backfeed of the saturated output and the un-
saturated output.
The difference between these two is used as a second term fed to the integrator input.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
In this case also the proportional part of the controller is disabled.
Proportional gain: Kp
Integral time constant: Ti
Limitation gain: Kaw - determines how quickly the integrator is limited.
Warning: This macro requires the use of lastvalue() within the limitation block.
The implementation is therefore simulation time-step dependent and will
lead to simulation time step dependent behaviour
The use of this PI controller is only recommended if wished to represent
equivalent control structures sourced from other simulation environments.
This macro has a non-linear behaviour.

Function:
1/Ti + s
H(s) = Kp
s

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi

DIgSILENT PowerFactory 2022, Technical Reference 162

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Upper limitation input signals: rst

Continuous states: x
Parameters: Kp,Ti,Kaw
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: x\_init,PIsum

19.1.4 Kp(1/Ti+s)/s (s) _rst_hold

PI controller, series variant, gain Kp, time constant Ti, with anti-windup, reset and hold

Functionality: This block implements a PI controller, series variant with anti-windup, with state
reset and output hold function.
The anti-windup implementation is based on the backfeed of the saturated output (external sig-
nal) and the unsaturated output (internal).
The difference between these two is used as a second term fed to the integrator input.
Proportional gain: Kp
Integral time constant: Ti
Time constant Tt determines how quickly the integrator is reset.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1/Ti + s
H(s) = Kp
s

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: yo\_lim,rst
Continuous states: x
Parameters: Kp,Ti,Tt
Internal variables: x\_init

19.1.5 Kp(1/Ti+s)/s _rst_hold

PI controller, series variant, gain Kp, time constant Ti, reset and hold

Functionality: This block implements a PI controller, series variant, with state reset and out-
put hold function.
Proportional gain: Kp
Integral time constant: Ti
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 163

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Function:
1/Ti + s
H(s) = Kp
s

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ti
Internal variables: x\_init

19.1.6 Kp+1/sTi [(p;p)] _rst_hold

PI controller, parallel variant, anti-windup limiter and integrator time constant, reset and
hold

Functionality: This macro implements a variant of a PI Controller (parallel variant), with state
reset and output hold function.
Proportional gain: Kp
Integral time constant: Ti
Parameter Ti must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1
1 K T +s
H(s) = Kp + = Kp p i
sTi s

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ti
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: x\_init

19.1.7 Kp+1/sTi _rst_hold

PI Controller, parallel variant, proportional gain Kp, integral time constant Ti, reset and
hold

Functionality: This macro implements a variant of a PI Controller (parallel variant), with state
reset and output hold function.

DIgSILENT PowerFactory 2022, Technical Reference 164

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Proportional gain: Kp
Integral time constant: Ti
Parameter Ti must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1
1 K T +s
H(s) = Kp + = Kp p i
sTi s

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ti
Internal variables: x\_init

19.1.8 Kp+Ki/s (s) _rst_hold

PI controller, parallel variant, Kp and Ki, ext. signal tracking anti-windup, reset and hold

Functionality: This block implements a PI controller, parallel variant with external signal tracking
anti-windup, with state reset and output hold function.
The anti-windup implementation is based on the backfeed of the saturated output (external sig-
nal) and the unsaturated output (internal).
Note: Signal yo\_lim is the saturated output (not the limit itself) obtained by externally limiting
the signal yo.
The difference between these two is used as a second term fed to the integrator input.
Proportional gain: Kp
Integral gain: Ki
Time constant Tt determines how quickly the integrator state is frozen.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: yo\_lim,rst
Continuous states: x
Parameters: Kp,Ki,Tt

DIgSILENT PowerFactory 2022, Technical Reference 165

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Internal variables: x\_init

19.1.9 Kp+Ki/s [(p;p)] _rst_hold

PI controller, parallel variant, with Kp and Ki, and anti-windup limits, reset and hold

Functionality: This block implements a Proportional-Integral (PI) block (parallel variant) with
anti-windup limits, with state reset and output hold function.
Proportional gain: Kp
Integral gain: Ki
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ki
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: x\_init

19.1.10 Kp+Ki/s [p;p](pv;pv) _rst_hold

PI Controller, parallel variant, with anti-windup acc. to IEEE 421.5, reset and hold

Functionality: This macro implements a PI Controller with anti-windup acc. to IEEE 421.5 (par-
allel form), in which the integrator state variable is frozen if the output reaches the limits, with
state reset and output hold function.
Note: Kp = 0 is not supported, due to risk of integrator latching to limit.
vardef(Kp) = ’p.u.’;’Proportional gain’
vardef(Ki) = ’p.u.’;’Integral gain’
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

DIgSILENT PowerFactory 2022, Technical Reference 166

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ki
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: x\_init

19.1.11 Kp+Ki/s [s;s](sv;sv) _rst_hold

PI Controller, parallel variant, with anti-windup acc. to IEEE 421.5, variable limit, reset
and hold

Functionality: This macro implements a PI Controller with anti-windup acc. to IEEE 421.5 (par-
allel form), in which the integrator state variable is frozen if the output reaches the limits, with
state reset and output hold function.
Limits ymin and ymax are variable and provided as input signals.
Note: Kp = 0 is not supported, due to risk of integrator latching to limit.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
vardef(Kp) = ’p.u.’;’Proportional gain’
vardef(Ki) = ’p.u.’;’Integral gain’

This macro has a non-linear behaviour.

Function:
Ki
Ki Kp + s
H(s) = Kp + = Kp
s s

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Lower limitation input signals: ymin
Upper limitation input signals: ymax,rst
Continuous states: x
Parameters: Kp,Ki
Internal variables: x\_init

19.1.12 Kp+Ki/s _rst_hold

PI controller, parallel variant, proportional and integral gains, reset and hold

Functionality: This block implements a PI controller, parallel variant, with state reset and output
hold function.
Proportional gain: Kp

DIgSILENT PowerFactory 2022, Technical Reference 167

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Integral gain: Ki
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ki
Internal variables: x\_init

19.1.13 Kp+Ki/s+sKd/(1+sTd) [(p;p)] _rst_hold

PID controller,parallel variant, with anti-windup and limits, reset and hold

Functionality: This block implements a PID controller with anti-windup limit and output limits
based on the same parameters, with state reset and output hold function.
Proportional gain: Kp
Integral gain: Ki
Derivative gain: Kd
Derivative term time constant: Td
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the initial value
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
Ki p i d K +K T
2
sKd Ki Kd Kp Td +Kd + Kp Td +Kd s + s
H(s) = Kp + + = (Kp + ) 1 2
1 + sTd s Td Td s + s

Macro location: Macros\PI(D) Controllers\with reset (to initial value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold
Upper limitation input signals: rst
Continuous states: x1,x2
Parameters: Kp,Ki,Kd,Td
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: yk,yis,yd,dx2,x1\_init

DIgSILENT PowerFactory 2022, Technical Reference 168

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

19.2 with reset (to input signal value)

19.2.1 Kc+1/sTi [(p;p)] (tunable) _rst_sig_hold

PI controller, parallel variant, with anti-windup limiter and integrator time constant

Functionality: This macro implements a variant of a PI Controller (parallel variant) with the
possibility to apply performance parameters.
Controller proportional gain and integrator time constant are tuned using performance parame-
ters Kc, tau\_p and theta\_p.
Selectable tuning methods: Internal Model Control (IMC) and Integral of Time-weighted Abso-
lute Error (ITAE)
The parameters K\_p, T\_p, and theta\_p should be entered/obtained by fitting dynamic input
and output data to a first-order plus dead-time (FOPDT) model.
Tunable parameters:
- K\_p: Process gain - affects the magnitude of the response, regardless of the speed of re-
sponse. Kp=steady state change in measured process variable / steady state change in con-
troller output
- T\_p: Process time constant, in seconds - (the amount of time needed for the output to reach
(1-exp(-1)) or 63.2\% of the way to steady state conditions. The process time constant affects
the speed of response.
- theta\_p: Process dead time, in seconds - the time delay is expressed as a time shift in the
input variable
PI Controller parameters (calculated parameters based on the tunable parameters):
- Proportional gain: Kc
- Integral time constant: Ti, in seconds
Parameter Ti must be positive. Otherwise, a message is printed to the output window.
ControlTuning: selects one of the available tuning modes: IMC aggressive, IMC moderate, IMC
conservative, ITAE set point tracking, ITAE Disturbance rejection
1=IMC Aggressive tuning:
tau\_c = max(0.1*T\_p,0.8*theta\_p)
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p
2=IMC Moderate tuning: tau\_c = max(1*T\_p,8.0*theta\_p
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p
3=IMC Conservative tuning: tau\_c = max(10.0*T\_p,80.0*theta\_p
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p
4=ITAE Set point tracking:
Kc = 0.586/Kp*(theta\_p/T\_p)\ˆ-0.916
Ti = T\_p/(1.03-0.165*(theta\_p/T\_p)
any other value=ITAE Disturbance rejection:
Kc = 0.859/Kp*(theta\_p/T\_p)\ˆ-0.977
Ti = T\_p/0.674*(theta\_p/T\_p)\ˆ0.680
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the value of
input signal x\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1
1 +s
H(s) = Kc + = Kc Kc Ti
sTi s

DIgSILENT PowerFactory 2022, Technical Reference 169

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: K\_p,T\_p,theta\_p,ControlTuning
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: Kc,Ti,tau\_c

19.2.2 Kc+1/sTi [(p;p)](rise time)_rst_sig_hold

PI controller, parallel variant, with anti-windup limiter and integrator time constant

Functionality: This macro implements a variant of a PI Controller (parallel variant) with the
possibility to apply performance parameters.
Controller proportional gain and integrator time constant are tuned using performance parame-
ters Kc, tau\_p and theta\_p.
Selectable tuning methods: Internal Model Control (IMC) and Integral of Time-weighted Abso-
lute Error (ITAE)
The parameters K\_p, T\_rise, and theta\_p should be entered/obtained by fitting dynamic input
and output data to a first-order plus dead-time (FOPDT) model.
The parameter T\_p is computed based on the input parameter T\_rise - rise time of a first order
equivalated plant model
Tunable parameters:
- K\_p: Process gain - affects the magnitude of the response, regardless of the speed of re-
sponse. Kp=steady state change in measured process variable / steady state change in con-
troller output
- T\_rise: Process rise time, in seconds - the time needed for the output to reach 90% from 10%
of the way to steady state conditions assuming a first order system for the process.
- theta\_p: Process dead time, in seconds - the time delay is expressed as a time shift in the
input variable
PI Controller parameters (calculated parameters based on the tunable parameters):
- Proportional gain: Kc
- Integral time constant: Ti, in seconds
Parameter Ti must be positive. Otherwise, a message is printed to the output window.
Internal variable T\_p: Process time constant, in seconds - (the amount of time needed for the
output to reach (1-exp(-1)) or 63.2\% of the way to steady state conditions. The process time
constant affects the speed of response.
ControlTuning: selects one of the available tuning modes: IMC aggressive, IMC moderate, IMC
conservative, ITAE set point tracking, ITAE Disturbance rejection
1=IMC Aggressive tuning:
tau\_c = max(0.1*T\_p,0.8*theta\_p)
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p
2=IMC Moderate tuning: tau\_c = max(1*T\_p,8.0*theta\_p
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p
3=IMC Conservative tuning: tau\_c = max(10.0*T\_p,80.0*theta\_p
Kc = 1/K\_p*T\_p/(theta\_p+tau\_c)
Ti = T\_p

DIgSILENT PowerFactory 2022, Technical Reference 170

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

4=ITAE Set point tracking:

Kc = 0.586/Kp*(theta\_p/T\_p)\ˆ-0.916
Ti = T\_p/(1.03-0.165*(theta\_p/T\_p)
any other value=ITAE Disturbance rejection:
Kc = 0.859/Kp*(theta\_p/T\_p)\ˆ-0.977
Ti = T\_p/0.674*(theta\_p/T\_p)\ˆ0.680
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the value of
input signal x\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1
1 +s
H(s) = Kc + = Kc Kc Ti
sTi s

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: K\_p,T\_rise,theta\_p,ControlTuning
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: Kc,Ti,tau\_c,T\_p

19.2.3 Kp(1/Ti+s)/s (s) _rst_sig_hold

PI controller, series variant, gain Kp, time constant Ti, with anti-windup, reset and hold

Functionality: This block implements a PI controller, series variant with anti-windup, with state
reset and output hold function.
The anti-windup implementation is based on the backfeed of the saturated output (external sig-
nal) and the unsaturated output (internal).
The difference between these two is used as a second term fed to the integrator input.
Proportional gain: Kp
Integral time constant: Ti
Time constant Tt determines how quickly the integrator is reset.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the current
value of the input signal x\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1/Ti + s
H(s) = Kp
s

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo

DIgSILENT PowerFactory 2022, Technical Reference 171

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Input signals: yi,hold,x\_rst

Upper limitation input signals: yo\_lim,rst
Continuous states: x
Parameters: Kp,Ti,Tt

19.2.4 Kp(1/Ti+s)/s _rst_sig_hold

PI controller, series variant, gain Kp, time constant Ti, reset and hold

Functionality: This block implements a PI controller, series variant, with state reset and out-
put hold function.
Proportional gain: Kp
Integral time constant: Ti
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the current
value of the input signal x\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1/Ti + s
H(s) = Kp
s

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ti

19.2.5 Kp+1/sTi [(p;p)] _rst_sig_hold

PI controller, parallel variant, anti-windup limiter and integrator time constant, reset and
hold

Functionality: This macro implements a variant of a PI Controller (parallel variant), with state
reset and output hold function.
Proportional gain: Kp
Integral time constant: Ti
Parameter Ti must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the current
value of the input signal x\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1
1 K T +s
H(s) = Kp + = Kp p i
sTi s

DIgSILENT PowerFactory 2022, Technical Reference 172

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ti
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

19.2.6 Kp+1/sTi _rst_sig_hold

PI Controller, parallel variant, proportional gain Kp, integral time constant Ti, reset and
hold

Functionality: This macro implements a variant of a PI Controller (parallel variant), with state
reset and output hold function.
Proportional gain: Kp
Integral time constant: Ti
Parameter Ti must be positive. Otherwise, a message is printed to the output window.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the current
value of the input signal x\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
1
1 K T +s
H(s) = Kp + = Kp p i
sTi s

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ti

19.2.7 Kp+Ki/s (s) _rst_sig_hold

PI controller, parallel variant, Kp and Ki, ext. signal tracking anti-windup, reset and hold

Functionality: This block implements a PI controller, parallel variant with external signal tracking
anti-windup, with state reset and output hold function.
The anti-windup implementation is based on the backfeed of the saturated output (external sig-
nal) and the unsaturated output (internal).
Note: Signal yo\_lim is the saturated output (not the limit itself) obtained by externally limiting
the signal yo.

DIgSILENT PowerFactory 2022, Technical Reference 173

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

The difference between these two is used as a second term fed to the integrator input.
Proportional gain: Kp
Integral gain: Ki
Time constant Tt determines how quickly the integrator state is frozen.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the current
value of the input signal x\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: yo\_lim,rst
Continuous states: x
Parameters: Kp,Ki,Tt

19.2.8 Kp+Ki/s [(p;p)] _rst_sig_hold

PI controller, parallel variant, with Kp and Ki, and anti-windup limits, reset and hold

Functionality: This block implements a Proportional-Integral (PI) block (parallel variant) with
anti-windup limits, with state reset and output hold function.
Proportional gain: Kp
Integral gain: Ki
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the current
value of the input signal x\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ki
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

DIgSILENT PowerFactory 2022, Technical Reference 174

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

19.2.9 Kp+Ki/s [p;p](pv;pv) _rst_sig_hold

PI Controller, parallel variant, with anti-windup acc. to IEEE 421.5, reset and hold

Functionality: This macro implements a PI Controller with anti-windup acc. to IEEE 421.5 (par-
allel form), in which the integrator state variable is frozen if the output reaches the limits, with
state reset and output hold function.
Note: Kp = 0 is not supported, due to risk of integrator latching to limit.
vardef(Kp) = ’p.u.’;’Proportional gain’
vardef(Ki) = ’p.u.’;’Integral gain’
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the current
value of the input signal x\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ki
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

19.2.10 Kp+Ki/s [s;s](sv;sv) _rst_sig_hold

PI Controller, parallel variant, with anti-windup acc. to IEEE 421.5, variable limit, reset
and hold

Functionality: This macro implements a PI Controller with anti-windup acc. to IEEE 421.5 (par-
allel form), in which the integrator state variable is frozen if the output reaches the limits, with
state reset and output hold function.
Limits ymin and ymax are variable and provided as input signals.
Note: Kp = 0 is not supported, due to risk of integrator latching to limit.
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the current
value of the input signal x\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
vardef(Kp) = ’p.u.’;’Proportional gain’
vardef(Ki) = ’p.u.’;’Integral gain’

This macro has a non-linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

DIgSILENT PowerFactory 2022, Technical Reference 175

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Lower limitation input signals: ymin
Upper limitation input signals: ymax,rst
Continuous states: x
Parameters: Kp,Ki

19.2.11 Kp+Ki/s _rst_sig_hold

PI controller, parallel variant, proportional and integral gains, reset and hold

Functionality: This block implements a PI controller, parallel variant, with state reset and output
hold function.
Proportional gain: Kp
Integral gain: Ki
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the current
value of the input signal x\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to
their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x\_rst
Upper limitation input signals: rst
Continuous states: x
Parameters: Kp,Ki

19.2.12 Kp+Ki/s+sKd/(1+sTd) [(p;p)] _rstsig_hold

PID controller,parallel variant, with anti-windup and limits, reset and hold

Functionality: This block implements a PID controller with anti-windup limit and output limits
based on the same parameters, with state reset and output hold function.
Proportional gain: Kp
Integral gain: Ki
Derivative gain: Kd
Derivative term time constant: Td
\_rst: If the signal "rst" crosses 0.5 via a rising edge, the state variable is reset to the current
value of the input signal x1\_rst
\_hold: If the signal "hold" is larger than 0.5, then the state variable and the output are held to

DIgSILENT PowerFactory 2022, Technical Reference 176

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

their previous value. If hold is active, the reset function is still operational.
This macro has a non-linear behaviour.

Function:
Ki p i d K +K T
2
sKd Ki Kd Kp Td +Kd + Kp Td +Kd s + s
H(s) = Kp + + = (Kp + ) 1 2
1 + sTd s Td Td s + s

Macro location: Macros\PI(D) Controllers\with reset (to input signal value)

Macro DSL level: 7
Output signals: yo
Input signals: yi,hold,x1\_rst
Upper limitation input signals: rst
Continuous states: x1,x2
Parameters: Kp,Ki,Kd,Td
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: yk,yis,yd,dx2

19.3 Basic PI(D) Controllers

19.3.1 (1+sT)/KsT [(p;p)]

PI controller, limited output

Functionality: This macro implements a PI controller with limited output

Proportional gain is 1/K.
Integral gain is 1/(K*T).
The output is limited using two parameters "y\_min" and "y\_max". Anti-windup limits are in-
cluded.
Parameters T and K must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1
1 + sT 1 T +s
H(s) = =
KsT K s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

DIgSILENT PowerFactory 2022, Technical Reference 177

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

19.3.2 (1+sT)/KsT {p}[(p;p)]

PI controller, rate limit (symmetrical) and anti-windup limiter

Functionality: PI controller with a symmetrical rate limiter and an upper/lower output limitation
with two parameters (y\_min and y\_max)
The rate limiter parameter "ylim" defines the derivative limit.
The upper/lower output limitation is defined using two parameters "y\_min" and "y\_max".
Parameters T and K must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1
1 + sT 1 T +s
H(s) = =
KsT K s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T
Lower limitation parameters: y\_min
Upper limitation parameters: ylim,y\_max
Internal variables: dx

19.3.3 (1+sTb)/sTa

PI controller (variant)

Functionality: This macro implements a variant of a PI controller, using two parameters Ta

and Tb.
Gain: Tb/Ta
Parameter Ta must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
1
1 + sTb Tb Tb +s
H(s) = =
sTa Ta s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: Tb,Ta
Internal variables: dx

DIgSILENT PowerFactory 2022, Technical Reference 178

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

19.3.4 (1+sTp)/sTi ;p)]

PI controller with upper output limit and upper anti-windup

Functionality: This macro implements a variant of a PI controller, using two parameters Tp

and Ti.
An upper limitation is included
Gain: Tp/Ti
Parameter Ti must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1
1 + sT p Tp Tp +s
H(s) = =
sTi Ti s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: Ti,Tp
Upper limitation parameters: y\_max
Internal variables: dx

19.3.5 1+K/sT

PI controller with unity proportional gain, integral gain and time constant

Functionality: This macro implements a variant of a PI controller with unity proportional gain,
integral gain and time constant
Parameter T must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

Function:
K
1 T +s
H(s) = 1 + K =
sT s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: K,T

19.3.6 Kp(1/Ti+s)/s

PI controller, series variant, gain Kp, time constant Ti

Functionality: This block implements a PI controller, series variant.

DIgSILENT PowerFactory 2022, Technical Reference 179

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Proportional gain: Kp
Integral time constant: Ti
This macro has a linear behaviour.

Function:
1/Ti + s
H(s) = Kp
s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: Kp,Ti

19.3.7 Kp(1/Ti+s)/s (s)

PI controller, series variant, gain Kp, time constant Ti, with anti-windup

Functionality: This block implements a PI controller, series variant with anti-windup.

The anti-windup implementation is based on the backfeed of the saturated output (external sig-
nal) and the unsaturated output (internal).
The difference between these two is used as a second term fed to the integrator input.
Proportional gain: Kp
Integral time constant: Ti
Time constant Tt determines how quickly the integrator is reset.
This macro has a non-linear behaviour.

Function:
1/Ti + s
H(s) = Kp
s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Upper limitation input signals: yo\_lim
Continuous states: x
Parameters: Kp,Ti,Tt

19.3.8 Kp+1/sTi

PI Controller, parallel variant, proportional gain Kp, integral time constant Ti

Functionality: This macro implements a variant of a PI Controller (parallel variant).

Proportional gain: Kp
Integral time constant: Ti
Parameter Ti must be positive. Otherwise, a message is printed to the output window.
This macro has a linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 180

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Function:
1
1 K T +s
H(s) = Kp + = Kp p i
sTi s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: Kp,Ti

19.3.9 Kp+1/sTi [(p;p)]

PI controller, parallel variant, with anti-windup limiter and integrator time constant

Functionality: This macro implements a variant of a PI Controller (parallel variant).

Proportional gain: Kp
Integral time constant: Ti
Parameter Ti must be positive. Otherwise, a message is printed to the output window.
This macro has a non-linear behaviour.

Function:
1
1 K T +s
H(s) = Kp + = Kp p i
sTi s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: Kp,Ti
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

19.3.10 Kp+Ki/s

PI controller, parallel variant, proportional and integral gains

Functionality: This block implements a PI controller, parallel variant.

Proportional gain: Kp
Integral gain: Ki
This macro has a linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

DIgSILENT PowerFactory 2022, Technical Reference 181

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: Kp,Ki

19.3.11 Kp+Ki/s (s)

PI controller, parallel variant, proportional and integral gains, ext. signal tracking anti-
windup

Functionality: This block implements a PI controller, parallel variant with external signal tracking
anti-windup.
The anti-windup implementation is based on the backfeed of the saturated output (external sig-
nal) and the unsaturated output (internal).
Note: Signal yo\_lim is the saturated output (not the limit itself) obtained by externally limiting
the signal yo.
The difference between these two is used as a second term fed to the integrator input.
Proportional gain: Kp
Integral gain: Ki
Time constant Tt determines how quickly the integrator state is frozen.
This macro has a non-linear behaviour.

Function:
Ki
Ki Kp + s
H(s) = Kp + = Kp
s s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Upper limitation input signals: yo\_lim
Continuous states: x
Parameters: Kp,Ki,Tt

19.3.12 Kp+Ki/s [(p;p)]

PI controller, parallel variant, with Kp, Ki gains and anti-windup limits

Functionality: This block implements a Proportional-Integral (PI) block (parallel variant) with
anti-windup limits.
Proportional gain: Kp
Integral gain: Ki
This macro has a non-linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

DIgSILENT PowerFactory 2022, Technical Reference 182

DIgSILENT Library - DSL Macros Documentation ()
19 PI(D) Controllers

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: Kp,Ki
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max

19.3.13 Kp+Ki/s [p;p](pv;pv)

PI Controller, parallel variant, with anti-windup acc. to IEEE 421.5 (parallel form)

Functionality: This macro implements a PI Controller with anti-windup acc. to IEEE 421.5 (par-
allel form), in which the integrator state variable is frozen if the output reaches the limits.
Note: Kp = 0 is not supported, due to risk of integrator latching to limit.
vardef(Kp) = ’p.u.’;’Proportional gain’
vardef(Ki) = ’p.u.’;’Integral gain’

This macro has a non-linear behaviour.

Function:
Ki
Ki Kp + s
H(s) = Kp + = Kp
s s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x
Parameters: Kp,Ki
Lower limitation parameters: ymin
Upper limitation parameters: ymax

19.3.14 Kp+Ki/s [s;s](sv;sv)

PI Controller, parallel variant, with anti-windup acc. to IEEE 421.5 (parallel form, variable
limit)

Functionality: This macro implements a PI Controller with anti-windup acc. to IEEE 421.5 (par-
allel form), in which the integrator state variable is frozen if the output reaches the limits.
Limits ymin and ymax are variable and provided as input signals.
Note: Kp = 0 is not supported, due to risk of integrator latching to limit.
vardef(Kp) = ’p.u.’;’Proportional gain’
vardef(Ki) = ’p.u.’;’Integral gain’

This macro has a non-linear behaviour.

Function:
Ki
Ki K +s
H(s) = Kp + = Kp p
s s

DIgSILENT PowerFactory 2022, Technical Reference 183

DIgSILENT Library - DSL Macros Documentation ()
20 Signals

Macro location: Macros\PI(D) Controllers

Macro DSL level: 6
Output signals: yo
Input signals: yi
Lower limitation input signals: ymin
Upper limitation input signals: ymax
Continuous states: x
Parameters: Kp,Ki

19.3.15 Kp+Ki/s+sKd/(1+sTd) [(p;p)]

PID controller,parallel variant, with anti-windup and limits

Functionality: This block implements a PID controller with anti-windup limit and output limits
based on the same parameters.
Proportional gain: Kp
Integral gain: Ki
Derivative gain: Kd
Derivative term time constant: Td
This macro has a non-linear behaviour.

Function:
Ki K +K T
p i d 2
sKd Ki Kd Kp Td +Kd + Kp Td +Kd s + s
H(s) = Kp + + = (Kp + ) 1 2
1 + sTd s Td Td s + s

Macro location: Macros\PI(D) Controllers

Macro DSL level: 5
Output signals: yo
Input signals: yi
Continuous states: x1,x2
Parameters: Kp,Ki,Kd,Td
Lower limitation parameters: y\_min
Upper limitation parameters: y\_max
Internal variables: yk,yis,yd,dx2

20 Signals

This section provides a complete listing of the existing DSL macros within the Signals folder.
Their functionality is explained along with a list of the input and output signals, state variables
and parameters.

20.1 Clock (t>0) _par

Clock signal (square wave) of fixed frequency at t>0

DIgSILENT PowerFactory 2022, Technical Reference 184

DIgSILENT Library - DSL Macros Documentation ()
20 Signals

Functionality: Outputs a square wave signal with frequency cFreq [Hz]. The "on" pulse has
the half width of the period of the signal (Ton/Tp = 0.5). The clock frequency can be changed
via parameter "cFreq". The waveform is precise if the maximum simulation time step size is
below 1/(2*cFreq). The clock signal is generated only at time > 0. vardef(cFreq) = ’Hz’;’Clock
frequency’ vardef(clock) = ;’Clock signal’ vardef(output) = ;’Clock output signal’

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 6

Output signals: output Continuous states: x Parameters: cFreq Internal variables: clock

20.2 Clock (t>0) _sig

Clock signal (square wave) of variable frequency at t>0

Functionality: Outputs a square wave signal with frequency "extfrq" [Hz]. The "on" pulse has
the half width of the period of the signal (Ton/Tp = 0.5). The clock frequency can be changed
throughout the simulation via input signal "extfrq". The waveform is precise if the maximum
simulation time step size is below 1/(2*extfrq). The clock signal is generated only at time >
0. vardef(extfrq) = ’Hz’;’Clock frequency’ vardef(clock) = ;’Clock signal’ vardef(output) = ;’Clock
output signal’

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 6

Output signals: output Input signals: extfrq Continuous states: x Internal variables: clock

20.3 Clock (t>t0) _par

Clock signal (square wave) of fixed frequency at t>t0

Functionality: Outputs a square wave signal with frequency cFreq [Hz]. The "on" pulse has the
half width of the period of the signal (Ton/Tp = 0.5). The clock frequency can be changed via
parameter "cFreq". The waveform is precise if the maximum simulation time step size is below
1/(2*cFreq). The macro supresses a derivative of state variable being larger than zero at initial
condition, this results in a delay of 1.0 us of the clock signal at simulation start. vardef(cFreq) =
’Hz’;’Clock frequency’ vardef(clock) = ;’Clock signal’ vardef(output) = ;’Clock output signal’

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 6

Output signals: output Continuous states: x Parameters: cFreq Internal variables: t0,clock

DIgSILENT PowerFactory 2022, Technical Reference 185

DIgSILENT Library - DSL Macros Documentation ()
20 Signals

20.4 Clock (t>t0) _sig

Clock signal (square wave) of variable frequency at t>t0

Functionality: Outputs a square wave signal with frequency "extfrq" [Hz]. The "on" pulse has
the half width of the period of the signal (Ton/Tp = 0.5). The clock frequency can be changed
throughout the simulation via input signal "extfrq". The waveform is precise if the maximum
simulation time step size is below 1/(2*extfrq). The macro supresses a derivative of state vari-
able being larger than zero at initial condition, this results in a delay of 1.0 us of the clock
signal at simulation start. vardef(extfrq) = ’Hz’;’Clock frequency’ vardef(clock) = ;’Clock signal’
vardef(output) = ;’Clock output signal’

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 6

Output signals: output Input signals: extfrq Continuous states: x Internal variables: t0,clock

20.5 Clock _par

Clock signal (square wave) of fixed frequency

Functionality: Outputs a square wave signal with frequency cFreq [Hz]. The "on" pulse has the
half width of the period of the signal (Ton/Tp = 0.5). The clock frequency can be changed via
parameter "cFreq". The waveform is precise if the maximum simulation time step size is below
1/(2*cFreq). The macro contains a state variable with a derivative being larger than zero at initial
condition. vardef(cFreq) = ’Hz’;’Clock frequency’ vardef(clock) = ;’Clock signal’ vardef(output) =
;’Clock output signal’

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 6

Output signals: output Continuous states: x Parameters: cFreq Internal variables: clock

20.6 Clock _sig

Clock signal (square wave) of variable frequency

Functionality: Outputs a square wave signal with frequency "extfrq" [Hz]. The "on" pulse has
the half width of the period of the signal (Ton/Tp = 0.5). The clock frequency can be changed
throughout the simulation via input signal "extfrq". The waveform is precise if the maximum sim-
ulation time step size is below 1/(2*extfrq). The macro contains a state variable with a derivative
being larger than zero at initial condition. vardef(extfrq) = ’Hz’;’Clock frequency’ vardef(clock) =
;’Clock signal’ vardef(output) = ;’Clock output signal’

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 6

DIgSILENT PowerFactory 2022, Technical Reference 186

DIgSILENT Library - DSL Macros Documentation ()
20 Signals

Output signals: output Input signals: extfrq Continuous states: x Internal variables: clock

20.7 Pulse

Creates a pulse for T1 sec, if input is larger than K

Functionality: Creates a pulse for T1 sec, if input is larger than K This macro has a linear
behaviour.

Macro location: Macros\Signals

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: K,T1 Internal variables: y1,y2

20.8 Sawtooth Wave Generator

Sawtooth Wave Generator

Functionality: Outputs a sawtooth signal with f=freq [Hz] The block does not generate inter-
ruption events. The waveform is precise only if the simulation time step size (throughout the
simulation) is less than 1/f.

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 5

Output signals: yo Parameters: f Internal variables: t0

20.9 Sawtooth Wave Generator _ip

Sawtooth Wave Generator, precise with interruption events

Functionality: Outputs a sawtooth signal with f=freq [Hz] The block enforces interruption events
at sawtooth wave peaks. The waveform is precise if the minimum simulation time step size is
less than 1/f (maximum time step can be greater). Simulations using this block ("Sawtooth Wave
Generator _ip") are typically slower than when using the block "Sawtooth Wave Generator".

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 5

Output signals: yo Parameters: f Internal variables: t0,trigger

20.10 Sine Wave Generator

Outputs a sine wave with adjustable amplitude a, frequency f[Hz] and phase angle phi[deg]

DIgSILENT PowerFactory 2022, Technical Reference 187

DIgSILENT Library - DSL Macros Documentation ()
20 Signals

Functionality: Outputs a sine wave with adjustable amplitude a, frequency f[Hz] and phase angle
phi[deg] Parameters: a - signal amplitude f - frequency in Hz phi - phase angle in degrees (with
reference to t=0s)

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 7

Output signals: yo Parameters: a,f,phi Internal variables: t,two_pi,deg_to_rad

20.11 Sine Wave Generator (t>t0)

Outputs a sine wave with adjustable amplitude a, frequency f[Hz] and phase angle phi[deg]
at t>t0

Functionality: Outputs an adjutable sinusoidal signal Note: for simulation time t<t0, then output
is yo=0. Parameters: a - signal amplitude f - frequency in Hz phi - phase angle in degrees (with
reference to time t=t0) t0 - simulation time at which the source outputs the sine wave; before
this time output yo=0 This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 7

Output signals: yo Parameters: a,f,phi,t0 Internal variables: t,two_pi,deg_to_rad

20.12 Square Wave Generator

Square Wave Generator

Functionality: Outputs a square wave signal with f=freq [Hz] The block does not generate in-
terruption events. The waveform is precise only if the simulation time step size (throughout the
simulation) is less than 1/f.

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 5

Output signals: yo Parameters: f Internal variables: t0

20.13 Square Wave Generator_ip

Square Wave Generator, precise with interruption events

Functionality: Outputs a square wave signal with f=freq [Hz] The block enforces interruption
events at square wave flanks (rising/falling). The waveform is precise if the MAXIMUM simula-
tion time step size is below 1/(2f). Simulations using this block ("Square Wave Generator _ip")
are typically slower than when using the block "Square Wave Generator".

This macro has a non-linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 188

DIgSILENT Library - DSL Macros Documentation ()
20 Signals

Macro location: Macros\Signals

Macro DSL level: 5

Output signals: yo Parameters: f Internal variables: t0

20.14 Time

Outputs the simulation time

Functionality: Outputs the simulation time This macro has a linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 5

Output signals: t

20.15 Triangle Wave Generator

Triangle Wave Generator

Functionality: Outputs a triangle signal with f=freq [Hz]. The block does not generate interruption
events. The waveform is precise only if the simulation time step size (throughout the simulation)
is less than 1/f.

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 5

Output signals: yo Parameters: f Internal variables: toffset

20.16 Triangle Wave Generator_ip

Triangle Wave Generator, precise with interruption events

Functionality: Outputs a triangle signal with f=freq [Hz] Enforces interruption events at top and
bottom triangle wave peaks. The waveform is precise if the minimum simulation time step size
is below 1/f. Simulations using this block ("Triangle Wave Generator _ip") are typically slower
than when using the block "Triangle Wave Generator".

This macro has a non-linear behaviour.

Macro location: Macros\Signals

Macro DSL level: 5

Output signals: yo Parameters: f Internal variables: toffset,trigger

DIgSILENT PowerFactory 2022, Technical Reference 189

DIgSILENT Library - DSL Macros Documentation ()
21 Switches / Selectors

21 Switches / Selectors

This section provides a complete listing of the existing DSL macros within the Switches / Selec-
tors folder. Their functionality is explained along with a list of the input and output signals, state
variables and parameters.

21.1 Enable 1 sig

Enable an input to pass through depending on signal flag

Functionality: Enable an input to pass through depending on signal flag Note: Output can switch
during the simulation via parameter events on Enable Output: Enable >= 0.5 (at inc) then yo = yi
(throughout the simulation) Enable < 0.5 (at inc) then yo = yi_default (throughout the simulation)

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi Upper limitation input signals: Enable Parameters:
yi_default

21.2 Enable 1 sig _hold

Enable an input to pass through depending on signal flag or hold

Functionality: Enable an input to pass through depending on signal flag Note: Output can switch
during the simulation via parameter events on Enable Output: Enable >= 0.5 (at inc) then yo =
yi Enable < 0.5 (at inc) then hold output

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi Upper limitation input signals: Enable Internal vari-
ables: yi_register

21.3 Enable 2 sig

Enable inputs to pass through depending on signal flag

Functionality: Enable inputs to pass through depending on signal flag Output: Enable >= 0.5 (at
inc) then yo = yi Enable < 0.5 (at inc) then yo = yi_default

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

DIgSILENT PowerFactory 2022, Technical Reference 190

DIgSILENT Library - DSL Macros Documentation ()
21 Switches / Selectors

Output signals: yo1,yo2 Input signals: yi1,yi2 Upper limitation input signals: Enable Pa-
rameters: yi1_default,yi2_default

21.4 Enable 2 sig _hold

Enable inputs to pass through depending on signal flag or hold

Functionality: Enable inputs to pass through depending on signal flag or hold otherwise Note:
Output can switch during the simulation via parameter events on Enable Output: Enable >= 0.5
(at inc) then yo = yi Enable < 0.5 (at inc) then hold output

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2 Input signals: yi1,yi2 Upper limitation input signals: Enable Inter-
nal variables: yi1_register,yi2_register

21.5 Enable 3 sig

Enable inputs to pass through depending on signal flag

Functionality: Enable inputs to pass through depending on signal flag Output: Enable >= 0.5 (at
inc) then yo = yi Enable < 0.5 (at inc) then yo = yi_default

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2,yo3 Input signals: yi1,yi2,yi3 Upper limitation input signals: En-
able Parameters: yi1_default,yi2_default,yi3_default

21.6 Enable 3 sig _hold

Enable inputs to pass through depending on signal flag or hold

Functionality: Enable inputs to pass through depending on signal flag or hold otherwise Note:
Output can switch during the simulation via parameter events on Enable Output: Enable >= 0.5
(at inc) then yo = yi Enable < 0.5 (at inc) then hold output

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2,yo3 Input signals: yi1,yi2,yi3 Upper limitation input signals: En-
able Internal variables: yi1_register,yi2_register,yi3_register

DIgSILENT PowerFactory 2022, Technical Reference 191

DIgSILENT Library - DSL Macros Documentation ()
21 Switches / Selectors

21.7 Enable 4 sig

Enable inputs to pass through depending on signal flag

Functionality: Enable inputs to pass through depending on signal flag Output: Enable >= 0.5 (at
inc) then yo = yi Enable < 0.5 (at inc) then yo = yi_default

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2,yo3,yo4 Input signals: yi1,yi2,yi3,yi4 Upper limitation input sig-
nals: Enable Parameters: yi1_default,yi2_default,yi3_default,yi4_default

21.8 Enable 4 sig _hold

Enable inputs to pass through depending on signal flag or hold

Functionality: Enable inputs to pass through depending on signal flag or hold otherwise Note:
Output can switch during the simulation via parameter events on Enable Output: Enable >= 0.5
(at inc) then yo = yi Enable < 0.5 (at inc) then hold output

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2,yo3,yo4 Input signals: yi1,yi2,yi3,yi4 Upper limitation input sig-
nals: Enable Internal variables: yi1_register,yi2_register,yi3_register,yi4_register

21.9 Enable 5 sig

Enable inputs to pass through depending on signal flag

Functionality: Enable inputs to pass through depending on signal flag Output: Enable >= 0.5 (at
inc) then yo = yi Enable < 0.5 (at inc) then yo = yi_default

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2,yo3,yo4,yo5 Input signals: yi1,yi2,yi3,yi4,yi5 Upper limitation input

signals: Enable Parameters: yi1_default,yi2_default,yi3_default,yi4_default,yi5_default

21.10 Enable 5 sig _hold

Enable inputs to pass through depending on signal flag or hold

Functionality: Enable inputs to pass through depending on signal flag or hold otherwise Note:

DIgSILENT PowerFactory 2022, Technical Reference 192

DIgSILENT Library - DSL Macros Documentation ()
21 Switches / Selectors

Output can switch during the simulation via parameter events on Enable Output: Enable >= 0.5
(at inc) then yo = yi Enable < 0.5 (at inc) then hold output

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2,yo3,yo4,yo5 Input signals: yi1,yi2,yi3,yi4,yi5 Upper limitation input

signals: Enable Internal variables: yi1_register,yi2_register,yi3_register,yi4_register,yi5_register

21.11 Enable 6 sig _hold

Enable inputs to pass through depending on signal flag or hold

Functionality: Enable inputs to pass through depending on signal flag or hold otherwise Note:
Output can switch during the simulation via parameter events on Enable Output: Enable >= 0.5
(at inc) then yo = yi Enable < 0.5 (at inc) then hold output

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2,yo3,yo4,yo5,yo6 Input signals: yi1,yi2,yi3,yi4,yi5,yi6 Upper limita-

tion input signals: Enable Internal variables: yi1_register,yi2_register,yi3_register,yi4_register,yi5_register,yi6_reg

21.12 Enable 7 sig _hold

Enable inputs to pass through depending on signal flag or hold

Functionality: Enable inputs to pass through depending on signal flag or hold otherwise Note:
Output can switch during the simulation via parameter events on Enable Output: Enable >= 0.5
(at inc) then yo = yi Enable < 0.5 (at inc) then hold output

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2,yo3,yo4,yo5,yo6,yo7 Input signals: yi1,yi2,yi3,yi4,yi5,yi6,yi7 Upper

limitation input signals: Enable Internal variables: yi1_register,yi2_register,yi3_register,yi4_register,yi5_register,y

21.13 Enable 8 sig _hold

Enable inputs to pass through depending on signal flag or hold

Functionality: Enable inputs to pass through depending on signal flag or hold otherwise Note:
Output can switch during the simulation via parameter events on Enable Output: Enable >= 0.5
(at inc) then yo = yi Enable < 0.5 (at inc) then hold output

DIgSILENT PowerFactory 2022, Technical Reference 193

DIgSILENT Library - DSL Macros Documentation ()
21 Switches / Selectors

This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2,yo3,yo4,yo5,yo6,yo7,yo8 Input signals: yi1,yi2,yi3,yi4,yi5,yi6,yi7,yi8

Upper limitation input signals: Enable Internal variables: yi1_register,yi2_register,yi3_register,yi4_register,yi5_re

21.14 Enable signal

Enable an input to pass through depending on parameter flag

Functionality: Enable an input to pass through depending on parameter flag Note: Output can
switch during the simulation via parameter events on Enable Output: Enable >= 0.5 (at inc) then
yo = yi (throughout the simulation) Enable < 0.5 (at inc) then yo = 0 (throughout the simulation)

vardef(Enable)=’0/1’;’Enable flag (0=disable;1=enable)’ This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: Enable

21.15 Enable signal (fixed)

Enable an input to pass through depending on parameter flag (fixed)

Enable an input to pass through depending on parameter flag Note: Switch is fixed throughout
the simulation Output: Enable >= 0.5 (at inc) then yo = yi (throughout the simulation) Enable <
0.5 (at inc) then yo = 0 (throughout the simulation)

vardef(Enable)=’0/1’;’Enable flag (0=disable;1=enable)’ This macro has a linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: Enable

21.16 Switch par 1->1 by par

Outputs either the input or a parameter depending on parameter flag

Outputs either the input or a parameter depending on parameter flag Note: Output can switch
during the simulation via parameter events on Enable Output: Enable >= 0.5 then yo = yi Enable
< 0.5 then yo = p

vardef(Enable)=’0/1’;’Enable flag (0=disable;1=enable)’ vardef(p) = ;’Output value if flag dis-

abled’ This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

DIgSILENT PowerFactory 2022, Technical Reference 194

DIgSILENT Library - DSL Macros Documentation ()
21 Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: Enable,p

21.17 Switch par 1->1 by par (fixed)

Outputs either the input or a parameter depending on parameter flag (fixed)

Outputs either the input or a parameter depending on parameter flag Note: Switch is fixed
throughout the simulation Output: Enable >= 0.5 (at inc) then yo = yi (throughout the simulation)
Enable < 0.5 (at inc) then yo = p (throughout the simulation)

vardef(Enable)=’0/1’;’Enable flag (0=disable;1=enable)’ vardef(p) = ;’Output value if flag dis-

abled’ This macro has a linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: Enable,p

21.18 Switch par 1->2 by par

Parameter switch 1->2 by parameter

Functionality: Parameter switch 1->2 by parameter Note: Switch is fixed throughout the simula-
tion Operation: If sw < 0.5 then parameter K is routed to output yo1 (and yo2 is 0) If sw >=0.5
then parameter K is routed to output yo2 (and yo1 is 0) This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2 Parameters: sw,K

21.19 Switch par 1->2 by sig

Parameter switch 1->2 by signal

Functionality: Parameter switch 1->2 by signal sw Note: Output can switch during the simulation
(via changing signal sw) Operation: If sw < 0.5 then parameter K is routed to output yo1 (and
yo2 is 0) If sw >=0.5 then parameter K is routed to output yo2 (and yo1 is 0) This macro has a
non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2 Input signals: sw Parameters: K

DIgSILENT PowerFactory 2022, Technical Reference 195

DIgSILENT Library - DSL Macros Documentation ()
21 Switches / Selectors

21.20 Switch par 2->1 by par

Parameter switch 2->1 by parameter

Functionality: Parameter switch 2->1 by parameter Note: Switch is fixed throughout the simula-
tion Operation: If sw <=0 then K1 is routed to output If sw > 0 then K2 is routed to output This
macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Parameters: sw,K1,K2

21.21 Switch par 2->1 by sig

Signal switch 2->1 by signal

Functionality: Signal switch 2->1 by signal Note: Output can switch during the simulation (via
changing signal sw) Operation: If sw <=0 then parameter K1 is routed to output If sw > 0 then
parameter K2 is routed to output This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: sw Parameters: K1,K2

21.22 Switch sig 1->1 by sig

Outputs either the input or a parameter depending on signal flag

Outputs either the input or a parameter depending on an input signal flag "Enable" Note: Output
can switch during the simulation via parameter events on Enable Output: Enable >= 0.5 then yo
= yi Enable < 0.5 then yo = p

vardef(Enable)=’0/1’;’Enable flag (0=disable;1=enable)’ vardef(p) = ;’Output value if flag dis-

abled’ This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi,Enable Parameters: p

21.23 Switch sig 1->1 by sig (fixed)

Outputs either the input or a parameter depending on signal flag (fixed)

Outputs either the input or a parameter depending on an input signal flag "Enable" Note: Switch
is fixed throughout the simulation Output: Enable >= 0.5 (at inc) then yo = yi (throughout the
simulation) Enable < 0.5 (at inc) then yo = p (throughout the simulation)

DIgSILENT PowerFactory 2022, Technical Reference 196

DIgSILENT Library - DSL Macros Documentation ()
21 Switches / Selectors

vardef(Enable)=’0/1’;’Enable flag (0=disable;1=enable)’ vardef(p) = ;’Output value if flag dis-

abled’ This macro has a linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi,Enable Parameters: p

21.24 Switch sig 1->2 by par

Signal switch 1->2 by parameter

Functionality: Signal switch 1->2 by parameter Note: Switch is fixed throughout the simulation
Operation: If sw < 0.5 then input is routed to output yo1 (and yo2 is 0) If sw >=0.5 then input is
routed to output yo2 (and yo1 is 0) This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2 Input signals: yi Parameters: sw

21.25 Switch sig 1->2 by par (bool)

Signal switch 1->2 by parameter(variant)

Functionality: Signal switch 1->2 by parameter (variant) Note: Switch is fixed throughout the
simulation Operation: If sw< 0.5 then outputs are zero If 0.5<=sw<=1.5 then input is routed to
yo1 (and yo2=0) If sw> 1.5 then input is routed to yo2 (and yo1=0) This macro has a non-linear
behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2 Input signals: yi Parameters: sw

21.26 Switch sig 1->2 by sig

Signal switch 1->2 by signal

Functionality: Signal switch 1->2 by signal sw Note: Output can switch during the simulation (via
changing signal sw) Operation: If sw < 0.5 then input is routed to output yo1 (and yo2 is 0) If sw
>=0.5 then input is routed to output yo2 (and yo1 is 0) This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo1,yo2 Input signals: yi,sw

DIgSILENT PowerFactory 2022, Technical Reference 197

DIgSILENT Library - DSL Macros Documentation ()
21 Switches / Selectors

21.27 Switch sig 2->1 (NOT EQ K) by s/p

Signal switch 2->1 by signal

Functionality: Signal switch 2->1 (NOT EQ K) by signal/parameter Note: Output can switch
during the simulation (via changing signal sw or parameter events on K) Operation: If sw <>
K then yi1 is routed to output. Otherwise yi2 is routed to output. This macro has a non-linear
behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,yi2,sw Parameters: K

21.28 Switch sig 2->1 by par

Signal switch 2->1 by parameter

Functionality: Signal switch 2->1 by parameter Note: Switch is fixed throughout the simulation
Operation: If sw <=0 then yi1 is routed to output If sw > 0 then yi2 is routed to output This macro
has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,yi2 Parameters: sw

21.29 Switch sig 2->1 by par (bool)

Signal switch 2->1 by parameter

Functionality: Signal switch 2->1 by parameter Note: Switch is fixed throughout the simulation
Operation: If sw< 0.5 then output is zero If 0.5<=sw<=1.5 then yi1 is routed to output If sw> 1.5
then yi2 is routed to output This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,yi2 Parameters: sw

21.30 Switch sig 2->1 by sig

Signal switch 2->1 by signal

Functionality: Signal switch 2->1 by signal Note: Output can switch during the simulation (via
changing signal sw) Operation: If sw <=0 then yi1 is routed to output If sw > 0 then yi2 is routed
to output This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

DIgSILENT PowerFactory 2022, Technical Reference 198

DIgSILENT Library - DSL Macros Documentation ()
21 Switches / Selectors

Output signals: yo Input signals: yi1,yi2,sw

21.31 Switch sig 2->1 by sig (bool)

Signal switch 2->1 by signal (threshold at 0.5)

Passes through a single input depending on the state of input signal "sw": Note: Output can
switch during the simulation (via changing signal sw) pass first input if sw< 0.5 e.g. sw = 0 pass
second input if sw>=0.5 e.g. sw = 1 This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,yi2,sw

21.32 Switch sig 2->1 by sig (fixed)

Signal switch 2->1 fixed by signal (threshold at 0.5)

Functionality: Passes through a single input depending on the state of input signal "sw": Note:
Switch is fixed throughout the simulation pass first input if sw< 0.5 e.g. sw = 0 pass second
input if sw>=0.5 e.g. sw = 1 This macro has a linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,yi2,sw

21.33 Switch sig 3->1 by sig

Signal switch 3->1 by signal

Passes through a single input depending on the state of input signal "sw": Note: Output can
switch during the simulation (via changing signal sw) pass first input if sw<0.5 e.g. sw = 0 pass
second input if 0.5<=sw<1.5 e.g. sw = 1 pass third input if 1.5<=sw e.g. sw = 2 This macro has
a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,yi2,yi3,sw

21.34 Switch sig 4->1 by sig

Signal switch 4->1 by signal

Passes through a single input depending on the state of input signal "sw": Note: Output can
switch during the simulation (via changing signal sw) pass first input if sw<0.5 e.g. sw = 0 pass

DIgSILENT PowerFactory 2022, Technical Reference 199

DIgSILENT Library - DSL Macros Documentation ()
21 Switches / Selectors

second input if 0.5<=sw<1.5 e.g. sw = 1 pass third input if 1.5<=sw<2.5 e.g. sw = 2 pass fourth
input if 2.5<=sw e.g. sw = 3 This macro has a non-linear behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,yi2,yi3,yi4,sw

21.35 Switch sw equal C 2s->1s

Switch sw =C 2s->1s

Functionality: Switch sw=C 2s->1s Pass first input if condition is true, otherwise pass third
input. Note: Output can switch during the simulation (via changing signal sw) Operation: If sw
=C then yi1 is routed to output If sw =C then yi2 is routed to output This macro has a non-linear
behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,sw,yi2 Parameters: C

21.36 Switch sw greater than C 2s->1s

Switch sw>C 2s->1s

Functionality: Switch sw>C 2s->1s Pass first input if condition is true, otherwise pass third
input. Note: Output can switch during the simulation (via changing signal sw) Operation: If sw
>C then yi1 is routed to output If sw <=C then yi2 is routed to output This macro has a non-linear
behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,sw,yi2 Parameters: C

21.37 Switch sw greater than or equal C 2s->1s

Switch sw>=C 2s->1s

Functionality: Switch sw>=C 2s->1s Pass first input if condition is true, otherwise pass third
input. Note: Output can switch during the simulation (via changing signal sw) Operation: If sw
>=C then yi1 is routed to output If sw <C then yi2 is routed to output This macro has a non-linear
behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,sw,yi2 Parameters: C

DIgSILENT PowerFactory 2022, Technical Reference 200

DIgSILENT Library - DSL Macros Documentation ()
22 Timers

21.38 Switch sw not equal C 2s->1s

Switch sw =C 2s->1s

Functionality: Switch sw =C 2s->1s Pass first input if condition is true, otherwise pass third
input. Note: Output can switch during the simulation (via changing signal sw) Operation: If sw
=C then yi1 is routed to output If sw =C then yi2 is routed to output This macro has a non-linear
behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,sw,yi2 Parameters: C

21.39 Switch sw smaller than C 2s->1s

Switch sw<C 2s->1s

Functionality: Switch sw<C 2s->1s Pass first input if condition is true, otherwise pass third
input. Note: Output can switch during the simulation (via changing signal sw) Operation: If sw
<C then yi1 is routed to output If sw >=C then yi2 is routed to output This macro has a non-linear
behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,sw,yi2 Parameters: C

21.40 Switch sw smaller than or equal C 2s->1s

Switch sw<=C 2s->1s

Functionality: Switch sw<=C 2s->1s Pass first input if condition is true, otherwise pass third
input. Note: Output can switch during the simulation (via changing signal sw) Operation: If sw
<=C then yi1 is routed to output If sw > C then yi2 is routed to output This macro has a non-linear
behaviour.

Macro location: Macros\Switches / Selectors

Macro DSL level: 5

Output signals: yo Input signals: yi1,sw,yi2 Parameters: C

22 Timers

This section provides a complete listing of the existing DSL macros within the Timers folder.
Their functionality is explained along with a list of the input and output signals, state variables
and parameters.

DIgSILENT PowerFactory 2022, Technical Reference 201

DIgSILENT Library - DSL Macros Documentation ()
23 Transformations

22.1 Timer _reset

Timer with reset, resets at 0 upon triggering (rising edge of rst)

Functionality: Timer with reset. Starts always at zero. If trigerred via signal rst then it resets to
zero. Reset signal rst expected within range [0,1]. Triggering occurs when ’rst’ signal crosses
0.5 on the rising edge. This macro has a non-linear behaviour.

Macro location: Macros\Timers

Macro DSL level: 6

Output signals: yo Input signals: rst Internal variables: dt

22.2 Timer (reset/hold reset/t0) _reset_incfw

Timer with reset, hold reset, initial timer value and delayed start

Functionality: Timer with reset, hold reset, initial timer value and delayed start. Reset option:
This function includes a state/internal variable reset (based on an input signal) Forward initial
condition option: Output is initialised based on the input. Reset signal rst expected within
range [0,1] Inputs: rst - reset signal between 0 and 1 (including); when rst input greater/smaller
than 0.5 then reset timer t0 - value of time upon reset Outputs: yo - outputs the timer value;
initialises to t0, resets to t0 Parameters: flank - ’0/1’;’0:rising / 1:falling’ flank = 0 (rising flank)
then when rst>0.5 apply timer reset flank = 1 (falling flank) then when rst<0.5 apply timer reset
t_start_delay - Delay in seconds until timer starts: freezes the output for t_start_delay seconds
upon simulation start and has no influence afterwards. This macro has a non-linear behaviour.

Macro location: Macros\Timers

Macro DSL level: 5

Output signals: yo Input signals: rst,t0 Continuous states: x Parameters: flank,t_start_delay

Internal variables: tinc,tldf,dir,tx

23 Transformations

This section provides a complete listing of the existing DSL macros within the Transformations
folder. Their functionality is explained along with a list of the input and output signals, state
variables and parameters.

23.1 Clarke transform

Clarke transform

Functionality: implements the Clarke transform for EMT type signals Transforms instantaneous
A/B/C components to alpha/beta/gamma components This macro has a linear behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 202

DIgSILENT Library - DSL Macros Documentation ()
23 Transformations

Function:   2 1 1 
− −
 
alpha 3 √3 √3 a
3
 beta  =  0 3 − 33   b 
gamma 1 1 1 c
3 3 3

Macro location: Macros\Transformations

Macro DSL level: 5

Output signals: alpha,beta,gamma Input signals: a,b,c

23.2 Inverse Clarke transform

Inverse Clarke transform

Functionality: implements the inverse Clarke transform for EMT type signals Transforms al-
pha/beta/gamma components to A/B/C instantaneous components This macro has a linear be-
haviour.

Function:   
1 0 1
 
a √ alpha
 − 21
 b = 3
1  beta 

√2
c − 12 − 23 1 gamma

Macro location: Macros\Transformations

Macro DSL level: 5

Output signals: a,b,c Input signals: alpha,beta,gamma

23.3 Inverse Park transform (dq)

Inverse Park transform (dq)

Functionality: This macro implements the inverse Park transform (d/q) This macro has a linear
behaviour.

Function:     
alpha cos(φ) −sin(φ) d
=
beta sin(φ) cos(φ) q

Macro location: Macros\Transformations

Macro DSL level: 5

Output signals: alpha,beta Input signals: d,q,cosphi,sinphi

23.4 Inverse Park transform (dq0)

Inverse Park transform (dq0)

Functionality: This macro implements the inverse Park transform (d/q/0) This macro has a linear
behaviour.

DIgSILENT PowerFactory 2022, Technical Reference 203

DIgSILENT Library - DSL Macros Documentation ()
23 Transformations

Function:     
alpha cos(φ) −sin(φ) 0 d
 beta  =  sin(φ) cos(φ) 0   q 
gamma 0 0 1 zero

Macro location: Macros\Transformations

Macro DSL level: 5

Output signals: alpha,beta,gamma Input signals: d,q,zero,cosphi,sinphi

23.5 Park transform (dq)

Park transform (dq)

Functionality: This macro implements the forward Park transform (alpha,beta)->(d,q) This macro
has a linear behaviour.

Function:     
d cos(φ) sin(φ) alpha
=
q −sin(φ) cos(φ) beta

Macro location: Macros\Transformations

Macro DSL level: 5

Output signals: d,q Input signals: alpha,beta,cosphi,sinphi

23.6 Park transform (dq0)

Park transform (dq0)

Functionality: This macro implements the forward Park transform (alpha,beta,gamma)->(d,q,0)

This macro has a linear behaviour.

Function:     
d cos(φ) sin(φ) 0 alpha
 q  =  −sin(φ) cos(φ) 0   beta 
zero 0 0 1 gamma

Macro location: Macros\Transformations

Macro DSL level: 5

Output signals: d,q,zero Input signals: alpha,beta,gamma,cosphi,sinphi

23.7 RMS value

Calculation of RMS value of a signal in EMT simulation

Functionality: Calculation of RMS value of a signal in EMT simulation Caution: The RMS value
needs one period to settle. The result is not precise in the first period. In RMS simulation this
block is a simple feed-through (yo = yi).

DIgSILENT PowerFactory 2022, Technical Reference 204

DIgSILENT Library - DSL Macros Documentation ()
23 Transformations

This macro has a linear behaviour.

Macro location: Macros\Transformations

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: fn

23.8 RMS value p.u.

Calculation of RMS value of a signal in p.u. in EMT simulation

Functionality: Calculation of RMS value of a signal in p.u. in EMT simulation Input signal yi: p.u.
base is nominal peak value (1 p.u. = nominal peak value = sqrt(2) * nominal RMS value). Outut
signal yo: p.u. base is nominal RMS value (1 p.u. = nominal RMS value). Caution: The RMS
value needs one period to settle. The result is not precise in the first period. In RMS simulation
this block is a simple feed-through (yo = yi).

This macro has a linear behaviour.

Macro location: Macros\Transformations

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: fn

23.9 U seq/ab0 -> U abc

Calculation of line-ground and line-line voltage RMS magnitudes in RMS and EMT simu-
lation

Functionality: In case of RMS simulation: vector transformation from sequence components to

phase voltages (line and lini-line) [ua] [1 1 1] [u1] [ub] = [a2̂ a 1] * [u2] [uc] [a a2̂ 1] [u0] with: a =
-1/2 + j*sqrt(3)/2 a2̂ = -1/2 - j*sqrt(3)/2

In case of EMT simulation: inverse Clarke transform for instantaneous values with subsequent
per phase RMS value calculation. [ua] [1 0 1] [ualpha] with ualpha = u1r [ub] = [-1/2 +sqrt(3)/2
1] * [ubeta ] with ubeta = u1i [uc] [-1/2 -sqrt(3)/2 1] [u0 ]

This macro has a linear behaviour.

Function for RMS simulation:

    
ua 1 1 1 u1
 ub  =  a2 a 1   u2 
uc a a2 1 u0
√
with: a = − 12 + j 2
3

and:    
ua kua k
 ub  =  kub k 
uc kuc k

DIgSILENT PowerFactory 2022, Technical Reference 205

DIgSILENT Library - DSL Macros Documentation ()
23 Transformations

Function for EMT simulation:

  
1 0 1
 
ua √ u1r
 ub  =  − 1 3
1   u1i 
 
2 √2
uc − 12 − 23 1 u0

Macro location: Macros\Transformations

Macro DSL level: 5

Output signals: ua,ub,uc,uab,ubc,uca Input signals: u1,u1r,u1i,u2r,u2i,u0r,u0i,u0 Parame-

ters: fn Internal variables: uar,uai,ubr,ubi,ucr,uci,t,t0

23.10 abc->dq0 (power invariant – align a->d)

DQ0 transform - power invariant (abc->dq0, a->d alignment, emt)

Functionality: This macro implements the power invariant forward Park transformatopm (a,b,c)-
>(d,q,0) It aligns phase a to d-axis. Supports EMT simulation only. This macro has a non-linear
behaviour.

Macro location: Macros\Transformations

Macro DSL level: 6

Output signals: d,q,zero Input signals: a,b,c,theta Internal variables: sqrt2_3,one_sqrt2,twopi_3

23.11 abc->dq0 (power invariant – align a->q)

DQ0 transform - power invariant (abc->dq0, a->q alignment, emt)

Functionality: This macro implements the power invariant forward Park transformatopm (a,b,c)-
>(d,q,0) It aligns phase a to the q-axis. Supports EMT simulation only. This macro has a
non-linear behaviour.

Macro location: Macros\Transformations

Macro DSL level: 6

Output signals: d,q,zero Input signals: a,b,c,theta Internal variables: sqrt2_3,one_sqrt2,twopi_3

23.12 abc->dq0 (power variant – align a->d)

DQ0 transform - power variant (abc->dq0, a->d alignment, emt)

Functionality: This macro implements the power variant forward Park transformatopm (a,b,c)-
>(d,q,0) It aligns phase a to the d-axis. Supports EMT simulation only. This macro has a
non-linear behaviour.

Macro location: Macros\Transformations

Macro DSL level: 6

Output signals: d,q,zero Input signals: a,b,c,theta Internal variables: ratio2_3,twopi_3

DIgSILENT PowerFactory 2022, Technical Reference 206

DIgSILENT Library - DSL Macros Documentation ()
23 Transformations

23.13 abc->dq0 (power variant – align a->q)

DQ0 transform - power variant (abc->dq0, a->q alignment, emt)

Functionality: This macro implements the power variant forward Park transformatopm (a,b,c)-
>(d,q,0) It aligns phase a to the q-axis. Supports EMT simulation only. This macro has a
non-linear behaviour.

Macro location: Macros\Transformations

Macro DSL level: 6

Output signals: d,q,zero Input signals: a,b,c,theta Internal variables: ratio2_3,twopi_3

23.14 dq0->abc (power invariant – align a->d)

Inverse DQ0 transform - power invariant (dq0->abc, a->d alignment, emt)

Functionality: This macro implements the power invariant inverse Park transformatopm (d,q,0)-
>(a,b,c) It aligns phase a to d-axis. Supports EMT simulation only. This macro has a non-linear
behaviour.

Macro location: Macros\Transformations

Macro DSL level: 6

Output signals: a,b,c Input signals: d,q,zero,theta Internal variables: sqrt2_3,one_sqrt2,twopi_3

23.15 dq0->abc (power invariant – align a->q)

Inverse DQ0 transform - power invariant (dq0->abc, a->q alignment, emt)

Functionality: This macro implements the power invariant inverse Park transformatopm (d,q,0)-
>(a,b,c) It aligns phase a to q-axis. Supports EMT simulation only. This macro has a non-linear
behaviour.

Macro location: Macros\Transformations

Macro DSL level: 6

Output signals: a,b,c Input signals: d,q,zero,theta Internal variables: sqrt2_3,one_sqrt2,twopi_3

23.16 dq0->abc (power variant – align a->d)

Inverse DQ0 transform - power invariant (dq0->abc, a->d alignment, emt)

Functionality: This macro implements the power variant inverse Park transformatopm (d,q,0)-
>(a,b,c) It aligns phase a to d-axis. Supports EMT simulation only. This macro has a non-linear
behaviour.

Macro location: Macros\Transformations

Macro DSL level: 6

DIgSILENT PowerFactory 2022, Technical Reference 207

DIgSILENT Library - DSL Macros Documentation ()
24 Unit Conversion

Output signals: a,b,c Input signals: d,q,zero,theta Internal variables: twopi_3

23.17 dq0->abc (power variant – align a->q)

Inverse DQ0 transform - power variant (dq0->abc, a->q alignment, emt)

Functionality: This macro implements the power variant inverse Park transformatopm (d,q,0)-
>(a,b,c) It aligns phase a to q-axis. Supports EMT simulation only. This macro has a non-linear
behaviour.

Macro location: Macros\Transformations

Macro DSL level: 6

Output signals: a,b,c Input signals: d,q,zero,theta Internal variables: twopi_3

24 Unit Conversion

This section provides a complete listing of the existing DSL macros within the Unit Conversion
folder. Their functionality is explained along with a list of the input and output signals, state
variables and parameters.

24.1 Hz -> p.u.

Convert speed/frequency from Hz to p.u.

Functionality: This macro converts an input frequency/speed to p.u., with the base frequency
equal to parameter freqbase. This macro has a linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: fpu Input signals: Freq Parameters: freqbase

24.2 Nm -> p.u.

Convert torque in Nm to p.u.

Functionality: This macro converts a torque quantity expressed in Nm into pu, with base param-
eters freqbase, Zp and Pel_base. This macro has a linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: m Input signals: M Parameters: freqbase,Zp,Pel_base

DIgSILENT PowerFactory 2022, Technical Reference 208

DIgSILENT Library - DSL Macros Documentation ()
24 Unit Conversion

24.3 abs -> p.u. (par)

Divide by base (parameter)

Functionality: This block converts the input quantity to per unit, with the base value defined by
the parameter ’base’. This macro has a linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: base

24.4 abs -> p.u. (sig)

Divide by base (input signal)

Functionality: This block converts the input quantity to per unit, with the base value defined by
the input signal ’base’. This macro has a linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: yo Input signals: yi,base

24.5 deg -> rad

Convert angle from degrees to radians

Functionality: This macro converts the input yi, expressed in degrees, into radians. This macro
has a linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: yo Input signals: yi

24.6 p.u. -> Hz

Convert speed/frequency from p.u. to Hz

Functionality: This macro converts the input signal fpu, in p.u., to Hz using the nominal fre-
quency "freqbase". This macro has a linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: Freq Input signals: fpu Parameters: freqbase

DIgSILENT PowerFactory 2022, Technical Reference 209

DIgSILENT Library - DSL Macros Documentation ()
24 Unit Conversion

24.7 p.u. -> abs (par)

Multiply by base (parameter)

Functionality: This macro multiplies the input by the parameter "base" This macro has a linear
behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: yo Input signals: yi Parameters: base

24.8 p.u. -> abs (sig)

Multiply by base (signal)

Functionality: This macro multiplies the input "yi" by the input signal "base" This macro has a
linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: yo Input signals: yi,base

24.9 p.u. -> rpm

Convert speed/frequency from p.u. to rpm

Functionality: This macro converts the input signal fpu, in p.u., to rpm using the nominal fre-
quency "freqbase" and "Zp". This macro has a linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: n Input signals: speed Parameters: Zp,freqbase

24.10 rad -> deg

Convert angle from radians to degrees

Functionality: This macro converts the input, expressed in radians, into degrees. This macro
has a linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: yo Input signals: yi

DIgSILENT PowerFactory 2022, Technical Reference 210

DIgSILENT Library - DSL Macros Documentation ()
24 Unit Conversion

24.11 rad/s -> rpm

Convert speed/frequency from rad/s to rpm

Functionality: This macro converts the input, expressed in rad/s, into rpm. This macro has a
linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: n Input signals: omega

24.12 rpm -> p.u.

Convert speed/frequency from rpm to p.u.

Functionality: This macro converts the input signal "n", expressed in rpm, into p.u. using the
parameters "freqbase" and "Zp". This macro has a linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: speed Input signals: n Parameters: Zp,freqbase

24.13 rpm -> rad/s

Convert speed/frequency from rpm to rad/s

Functionality: This macro converts the input signal "n", expressed in rpm, into rad/s. This macro
has a linear behaviour.

Macro location: Macros\Unit Conversion

Macro DSL level: 5

Output signals: omega Input signals: n

DIgSILENT PowerFactory 2022, Technical Reference 211

DIgSILENT Library - DSL Macros Documentation ()