Islamic University ‫الجامعة اإلسالمية‬

Faculty of Engineering ‫كلية الهندسة‬

Department of ‫قسم الهندسة الكهربائية‬
Electrical Engineering

EE 3361
DIGITAL LOGIC DESIGN
Semester 443

EXPERIMENT 1
INTRODUCTION TO LAB EQUIPMENT, BINARY AND
DECIMAL NUMBERS
LAB REPORT

Submitted To
Dr. Wajid Hussain

Submitted By
Name, Family Name, Student ID No

Section No:

[CO6 PI_6_1 SO 6]

Mar 19, 2023

OBJECTIVES

• To get acquainted with the logic probe and Hera Digital Panel
• Introduction about Multisim software
• To demonstrate the count sequence of binary number and the binary-coded decimal
(BCD) representation.

EQUIPMENTS AND COMPONENTS

Item Equipment Brand Name Model No Serial No

No
1 Digital Panel
2 Connecting Probes and Cables
Record of damage or other comments:

THEORY

The purpose of this lab is to introduce you to some of the equipment in the digital lab that you'll
be using all term, to build some basic combinational circuits, and to get handy with good
practice of testing and debugging and also to study about binary number and BCD
representation. Below is a description of the different pieces of equipment you will use: logic
probe, Digital Panel.

Logic Probe

The logic probe is used for measuring the logic values of signals on the board. Be sure that it
has power attached, to the correct terminals. To test the probe, touch it to the +5V on the bread
board and ground, to ensure that it correctly indicates the values high (1) and low (0)
respectively. For this lab, since we'll be using TTL chips you should set the switch to TTL; in
other labs we'll be using CMOS chips, and so the switch setting should be changed.

TTL SSI Packages

All of the TTL chips you will use are "Dual In-line Packages" or DIPs. Most of the packages
are 14 pins, and the pins are number from looking at the chip from the top: Below the "notch"
is pin 1 to pin 7, and above the notch is pin 14 down to 8. NOTE that Pin 14 must always be
connected to VCC (+5V) and pin 7 to ground (0V).

Page 2 of 10
Digital Panel
A compact training system has been developed with the Digital Panel for imparting knowledge
and practical experience in digital and micro-computer technology. This system is ideally suited
for imparting knowledge in digital technology, non-contact control technology and micro-
computer technology. The following functional modules are laid out clearly on the front panel:
• Generator with scaler • Comparator
• Input keypad • Flipflops
• Signal sources • Adder
• Coding switch • Monoflop
• LEDs • Multiplexer and demultiplexer
• 7-segment display • Shift register
• Sub-D interface • ALU
• Gate • RAM
• A/D- and D/A converter

Connection is performed with 2 mm cables and plugs.

Figure 1.1

Page 3 of 10
Programmable Logic Counter
Counters, which adopt a binary value applied to the input with an open loop control pulse are
called programmable logic counters. The counter module in figure 1.2 is able to count up or
down in binary code and BCD code.
• Up-counter: clock input 2+ / G1, input G2 positive (positive = blank state)
• Down-counter: clock input 1- / G2, input G1 positive
• Reset: input CT=0
• For pre-setting, the respective number in binary code is applied to the inputs 3D. If
<L-level is applied at the charging input, the counter adopts the applied bit
combination at the output.
• Charging process is not dependant on clock 2+ / G1 und 1- / G2.
• If the counter reaches value „15“ at counting up or „0“ at counting down, the
respective
• outputs (1CT=15 or 2CT=0) with negative clock edge are set to L-level.

Figure 1.2

AND A multi-input circuit in which the output is 1 only if all inputs are 1.The
symbolic representation of the AND gate is shown in Fig. 1a.
OR A multi-input circuit in which the output is 1 when any input is 1. The
symbolic representation of the OR gate is shown in Fig. 1b
INVERT/ The output is 0 when the input is 1, and the output is 1 when the
NOT input is 0. The symbolic representation of an inverter is shown in Fig.1c

Page 4 of 10
NAND AND followed by INVERT When all the inputs are HIGH, the output is
LOW. If any one or both the inputs are LOW, then the output is HIGH.
The NAND called as Universal Gate. The symbolic representation of the
NAND gate is shown in Fig 1d.

NOR OR followed by INVERT as shown in Fig 1e. When all the inputs are
LOW, the output is HIGH. If any one or both the inputs are HIGH, then
the output is LOW. The NOR gate called as Universal Gate
EX-OR The output of the Exclusive –OR gate, is 0 when it’s two inputs are
the same and its output is 1 when its two inputs are different.
Truth Table Representation of the output logic levels of a logic circuit for every
possible combination of levels of the inputs. This is best done by means of
a systematic tabulation.

Figure 1.3 Symbols for logic gates

PART I: BINARY COUNT

EXPERIMENTAL PROCEDURE AND RECORDS

1. Turn off the power switch.

2. Connect the circuit diagram as shown in Figure 1.2.
3. Turn the power on and observe the output LED. The 4-bit number in the out is
incremented by one for every pulse generated by pushing the pulse button.
4. Record the value in Truth Table 1.1 for every pulse generated by pushing the pulse
button.

Page 5 of 10
 CLK Q4 Q3 Q2 Q1
O O 0 C I

I oo O

2 0 0 I I

"
O I O 0

⑧ I ⑧ I
O
O I I

0 I I I

7 I ⑦ G 0

g I O I
I

Yo
I ⑧ I ⑧

I 1
I 0

I I I E 0

12 I I 0 I

"y I I I 0

I I I I

Truth Table 1.1

PART II: BCD

EXPERIMENTAL PROCEDURE AND RECORDS

1. Turn off the power switch.

2. Connect the circuit diagram as shown in Figure 1.3.
3. Turn the power on and observe the output LED. The 4-bit number in the out is
incremented by one for every pulse generated by pushing the pulser button following
the sequence 0,1,2,3,4,5,6,7,8,9,1,2,3.
4. Record the value in Truth Table 1.1 for every pulse generated by pushing the pulse
button.

Page 6 of 10
 ①Do
↳AN ⑰
f

Figure 1.3

CLK Q4 Q3 Q2 Q1
0 O O ⑧ !

I
O 0 O I
0 I

⑤
O 0

O O I I
O I O 0

!
O I O

O I I
O I I
8 I O 0 O

%
I 8 O I
0 0 O O

i
⑧ 0 ⑧ I

⑧ ⑳ I ⑧

In I I
O ⑧

0 I 0 O

Truth Table 1.2

Page 7 of 10
PART III: TEST FOR BINARY COMBINATION

EXPERIMENTAL PROCEDURE AND RECORDS

• Switch on the power supply

• Make the connection as shown in the circuit diagram
• Connect Input A and B to the input section and Q to the output section
• Add the value table to the respective circuit symbol
• Complete the truth table
• Form the functional equation for all circuits

1. Circuit symbol-NOT Gate

A Q

0 I

I O

2. Circuit Symbol-AND Gate

A B Q
0 O
⑧

O I ⑧

I 0 0

[ I I

3. Circuit Symbol-OR Gate

A B Q
⑧ O 0

C I I
10 I

I R I

Page 8 of 10
 4. Circuit Symbol-NAND Gate

A B Q
0 0 I
O I I
I O 1
I I ⑧

5. Circuit Symbol-NOR Gate

A B Q

O 8 I
⑧ 10
I O 0

I I 8

PART II: RESPONSE OF LOGIC GATES

EXPERIMENTAL PROCEDURE AND RECORDS

1. Make the connection as per figure below.

2. Write the corresponding truth table 1.3

A B C D

O 0 I I

!
O

I O

I I O I

Truth Table 1.3

Page 9 of 10
 RESULT

1. What did you understand from this experiment and Explain the result?
Now, I understood How the Chips worth
_____________________________________________________________________

_____________________________________________________________________

_____________________________________________________________________

_____________________________________________________________________

_____________________________________________________________________

(PL)
2. How to generate Up Counter and Down Counter Using Programmable logic counter?
-
For up counter: We connect the cloth Pulse to 2+1G1
_____________________________________________________________________
and from 2+121 to 31 and from SD to the LEDs
_____________________________________________________________________

and now every push on Clock Pulse the PLC

_____________________________________________________________________

will count up and the result will be shown on the LEDs.

_____________________________________________________________________

For counter:
down we apply the same steps but instead connecting the
_____________________________________________________________________

Clock Pulse to 2+/G1, we connect the clock pulse to 1-1G2.

3. If the Programmable logic counter input CT=1 .Explain the result.

The PLC will reset after every opreation.

_____________________________________________________________________

The result:0, 1, 0, 1, 0,1,..... CLK Q

_____________________________________________________________________
00

_____________________________________________________________________
I I

3
40

S I
·

Page 10 of 10