SPI Extension
SPI Extension
• A data line for data sent from the master to a slave SIMO
ADC2
• A data line for data sent from a slave to the master SOMI
CE
A fourth wire that carries what is known as the slave-
select signal is not required for controlling interface flow
(a) MCU master controlling two slaves
but is needed for addressing a specific slave out of a range
of slave devices. Figure 1a shows a simplified schematic of
a microcontroller unit (MCU) operating as the master that SCK
controls two data converters representing the slaves.
With byte lengths ranging from 8 to 12 bits and multiples
thereof, and data rates ranging from 1 to 20 Mbps, the MOSI SIMO Tx1 Tx2 Tx3
standard SPI configuration allows for short propagation
times and hence only short distances in order to maintain
synchronicity between the interface clock and the data MISO SIMO Rx1 Rx2 Rx3
transmitted in both directions. Figure 1b shows the inter-
face timing of the first three data bits when the SPI is (b) Timing of first three data bits
configured to change data at the rising clock edge and to
sample data at the falling clock edge.
16
Coupled
H Large
Fields
Fringing
Fields
t Small
Fringing
E Large Fields
Fringing
Fields
(a) Relationship of magnetic and electric fields (b) Single conductor (c) Closely coupled conductor pair
17
VS1b
VS1a
1 kΩ 0.1 µF Master
0.1 µF
Node
DE VCC
DVCC 1Y
RF
UCA0CLK 1D
1Z
SPI CF
Master RF 2Y
2D
UCA0SOMI 2Z
CF
RF 1A 100 Ω
1R
UCB0CLK 1B
SPI CF
Slave RF 2A 100 Ω
2R
UCB0SIMO 2B
CF
DVSS
RE GND
1 kΩ
VS2_ISO VS2
Slave 1 kΩ 0.1 µF 0.1 µF 1 kΩ 1 kΩ 0.1 µF
Node
VS2
DE VCC VCC1 EN1 EN2 VCC2 0.1 µF
100 Ω 1A RF
1R INA OUTA
1B
CF VCC
100 Ω 2A CLKIN A0
RF INB OUTB
2R
2B SDI ADC
CF
1Y SDO A0
RF OUTC INC GND
1D
1Z
CF
2Y RF
2D OUTD IND
2Z
CF
RE GND GND1 GND2
1 kΩ
18
represent the maximum GPD. Much higher values are often Depending on their location, the wave nodes (minima)
encountered in industrial plants, sometimes reaching sev- and antinodes (maxima) can have varying effects on the
eral hundreds and even thousands of volts. Because GPDs bus transceivers (see Figure 5). A driver close to an anti-
largely depend on factors outside the system designer’s node sees a high impedance and therefore transfers insuf-
control, such as the electric installation and/or the number ficient energy to the bus. A driver close to a node sees a
of electric motors and generators, the most secure way to very low impedance or a short. The resulting output current
prevent transceiver damage from large ground-potential can exceed the driver’s maximum drive capability and
variations is to galvanically isolate any remote network node even trigger its current limit at around 250 mA. Receivers
from the bus. The circuit in Figure 3 demonstrates this by located at antinodes can be damaged by excessively large
having only the remote transceiver connected to the bus, input signals that exceed the receiver’s common-mode
while the data-converter circuit is galvanically isolated. input range. Receivers close to nodes experience insuffi-
Also, to provide the input and output signals of the cient signal strength and are highly susceptible to noise
remote transceiver with a stable ground reference, the and EMI. Any of the foregoing events will result in data
transceiver’s ground terminal as well as the digital isola- errors from either the transmission or the reception of
tor’s ground terminal (GND1) are connected to the master wrong data.
ground potential via a separate ground conductor. This
form of grounding is known as a single ground reference. Protecting the network against
damaging transients
Avoiding antennas through line termination Electrical overstress transients caused by electrostatic dis-
The data link in Figure 3 is terminated with 100-W resis- charge (ESD), switching of inductive loads, or lightning
tors, as suggested by the RS-422 standard, matching the strikes will corrupt data transmission and damage bus
characteristic impedance of the bus cable. A myth exists transceivers unless effective measures are taken to dimin-
that bus cables of a few meters in length or data links ish their impact. Modern transient-voltage suppressors,
operating at low data rates don’t need termination. Don’t such as the ones in Figure 3, are the preferred protection
believe it. Operating the bus without termination can turn components for high-speed data transmission due to their
the transmission line into a nasty receiver/transmitter low capacitance, which allows them to be designed into
antenna. The lack of termination resistors, which usually every node of a multinode network without requiring a
absorb the incident wave power sent by the driver, causes reduction in data rate.
standing waves to occur; and the entire incident wave is Depending on the power rating of the transient-voltage
reflected into the bus. The reflected waves mix with other suppressor chosen, the maximum clamp voltages can
incident waves, thus yielding standing waves for signal fre- range from 25 to 35 V, which is higher than a standard
quencies whose quarter wavelengths, or multiples thereof, transceiver’s maximum bus voltage of 14 V. In this case,
equal the length of the data link. the internal protection circuit of the transceiver must
L=¼×n×λ
for n = 1, 3, 5 Open
L Line
Open
Driver at Antinode Driver at Node Receiver at Node Receiver at Antinode
Line
– Driver sees a – Driver sees – Low signal voltage – Received signal can
high impedance a short – Highly susceptible exceed maximum
Driver sees a low Receiver sees a – Very small supply – Very high to noise/EMI common-mode
impedance (short) high impedance current supply current input range
– Receiver can be
(a) Effects with a quarter-wave line length damaged
19
absorb the remaining clamp energy to protect the device high-voltage capacitor that has one plate connected to
from damage. ground and the other plate connected to a protective-
For ESD and burst transients, the clamp energy is rather earth (PE) island. This island is then connected via a
low due to the short pulse duration and does not pose a short, low-inductance earthing wire to the PE terminal of
problem to the internal ESD cells. Clamp energy from the local mains supply.
surge transients, however, can present a serious challenge In addition to the suppressor’s action on the bus side,
due to the much longer pulse duration. For transceivers further protection against signal degradation is required on
specified with low ESD immunity, series resistors might be the transceiver’s single-ended sides. This is accomplished
necessary to reduce the remaining current flowing into the with R-C low-pass filters, which filter transient remnants
transceiver. Common resistor values range from 5 to 10 W. in the reception path and stop high-frequency noise from
Note that these resistors must be surge-rated to provide entering the transmission path.
high pulse robustness.
Although the transient-voltage suppressor’s diodes divert Related Web sites
large transient currents to ground, it must be ensured that interface.ti.com
these currents are further diverted to true earth potential www.ti.com/product/ISO7242C
without disturbing the ground reference of the remaining www.ti.com/product/SN65C1167
circuitry. Often this is accomplished by implementing a
20
Internet
TI Semiconductor Product Information Center
Home Page
support.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated