OPA743

OPA
OPA2743
743
OPA4743
OPA
743
OPA
743

OPA ®
743

SBOS201 – MAY 2001

12V, 7MHz, CMOS, Rail-to-Rail I/O

OPERATIONAL AMPLIFIERS
FEATURES DESCRIPTION
● HIGH SPEED: 7MHz, 10V/µs The OPA743 series utilizes a state-of-the-art 12V analog
● RAIL-TO-RAIL INPUT AND OUTPUT CMOS process and offers outstanding AC performance,
● WIDE SUPPLY RANGE: such as 7MHz GBW, 10V/µs slew rate and 0.0008% THD+N.
Single Supply: 3.5V to 12V Optimized for single supply operation up to 12V, the input
Dual Supplies: ±1.75V to ±6V common-mode range extends beyond the power supply rails
● LOW QUIESCENT CURRENT: 1.1mA and the output swings to within 100mV of the rails. The low
quiescent current of 1.1mA makes it well suited for use in
● FULL-SCALE CMRR: 84dB
battery operated equipment.
● MicroSIZE PACKAGES:
The OPA743 series’ ability to drive high output currents
SOT23-5, MSOP-8, TSSOP-14
together with 12V operation makes it particularly useful for
● LOW INPUT BIAS CURRENT: 1pA use as gamma correction reference buffer in LCD panels.
For ease of use the OPA743 op-amp family is fully specified
APPLICATIONS and tested over the supply range of ±1.75V to ±6V. Single,
● LCD GAMMA CORRECTION dual and quad versions are available.
● AUTOMOTIVE APPLICATIONS: The single versions (OPA743) are available in the MicroSIZE
Audio, Sensor Applications, Security Systems SOT23-5 and in the standard SO-8 surface-mount, as well as
● PORTABLE EQUIPMENT DIP-8 packages. Dual versions (OPA2743) are available ver-
sions in the MSOP-8, SO-8, and DIP-8 packages. The quad
● ACTIVE FILTERS
versions (OPA4743) are available in the TSSOP-14 and SO-14
● TRANSDUCER AMPLIFIER packages. All are specified for operation from –40°C to +85°C.
● TEST EQUIPMENT
● DATA ACQUISITION
OPA743

NC 1 8 NC
OPA743
–In 2 7 V+
OPA4743
Out 1 5 V+ +In 3 6 Out
Out A 1 14 Out D
V– 2 V– 4 5 NC
–In A 2 13 –In D
+In 3 4 –In
OPA2743 SO-8, DIP-8 A D
+In A 3 12 +In D
SOT23-5 Out A 1 8 V+ V+ 4 11 V–

–In A 2 A 7 Out B +In B 5 10 +In C

B B C
+In A 3 6 –In B –In B 6 9 –In C

V– 4 5 +In B Out B 7 8 Out C

MSOP-8, SO-8, DIP-8 TSSOP-14, SO-14

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Copyright © 2001, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

www.ti.com
ABSOLUTE MAXIMUM RATINGS(1) ELECTROSTATIC
Supply Voltage, V+ to V– ................................................................. 13.2V
Signal Input Terminals, Voltage(2) ............................. (V–) –0.3V to (V+) +0.3V DISCHARGE SENSITIVITY
Current(2) .................................................... 10mA
Output Short-Circuit(3) ....................................................................................... Continuous This integrated circuit can be damaged by ESD. Texas Instru-
Operating Temperature .................................................. –55°C to +125°C ments recommends that all integrated circuits be handled with
Storage Temperature ..................................................... –65°C to +150°C appropriate precautions. Failure to observe proper handling
Junction Temperature .................................................................... +150°C
Lead Temperature (soldering, 10s) ............................................... +300°C and installation procedures can cause damage.
NOTES: (1) Stresses above these ratings may cause permanent damage. ESD damage can range from subtle performance degrada-
Exposure to absolute maximum conditions for extended periods may degrade tion to complete device failure. Precision integrated circuits
device reliability. (2) Input terminals are diode-clamped to the power supply
may be more susceptible to damage because very small
rails. Input signals that can swing more than 0.3V beyond the supply rails
should be current-limited to 10mA or less. (3) Short-circuit to ground, one parametric changes could cause the device not to meet its
amplifier per package. published specifications.

PACKAGE/ORDERING INFORMATION
PACKAGE
DRAWING PACKAGE ORDERING TRANSPORT
PRODUCT PACKAGE NUMBER MARKING NUMBER(1) MEDIA

Single
OPA743NA SOT23-5 331 D43 OPA743NA/250 Tape and Reel
" " " " OPA743NA/3K Tape and Reel
OPA743UA SO-8 182 OPA743UA OPA743UA Rails
" " " " OPA743UA/2K5 Tape and Reel
OPA743PA DIP-8 006 OPA743PA OPA743PA Rails
Dual
OPA2743EA MSOP-8 337 E43 OPA2743EA/250 Tape and Reel
" " " " OPA2743EA/2K5 Tape and Reel
OPA2743UA SO-8 182 OPA2743UA OPA2743UA Rails
" " " " OPA2743UA/2K5 Tape and Reel
OPA2743PA DIP-8 006 OPA2743PA OPA2743PA Rails
Quad
OPA4743EA TSSOP-14 357 OPA4743EA OPA4743EA/250 Tape and Reel
" " " " OPA4743EA/2K5 Tape and Reel
OPA4743UA SO-14 235 OPA4743UA OPA4743UA Rails
" " " " OPA4743UA/2K5 Tape and Reel
NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /3K indicates 3000 devices per reel). Ordering 3000
pieces of “OPA743NA/3K” will get a single 3000-piece Tape and Reel.

2
OPA743
SBOS201
ELECTRICAL CHARACTERISTICS: VS = 3.5V to 12V
Boldface limits apply over the specified temperature range, TA = –40°C to +85°C
At TA = +25°C, RL = 10kΩ connected to VS / 2 and VOUT = VS / 2, unless otherwise noted.

OPA743NA, UA, PA
OPA2743EA, UA, PA
OPA4743EA, UA
PARAMETER CONDITION MIN TYP MAX UNITS

OFFSET VOLTAGE
Input Offset Voltage VOS VS = ±5V, VCM = 0V ±1.5 ±7 mV
Drift dVOS / dT TA = –40°C to +85°C ±8 µV/°C
vs Power Supply PSRR VS = ±1.75V to ±6V, VCM = –0.25 10 100 µV/V
Over Temperature VS = ±1.75V to ±6V, VCM = –0.25 200 µV/V
Channel Separation, dc 1 µV/V
f = 10kHz 110 dB
INPUT VOLTAGE RANGE
Common-Mode Voltage Range VCM (V–) – 0.1 (V+) + 0.1 V
Common-Mode Rejection Ratio CMRR VS = ±5V, (V–) – 0.1V < VCM < (V+) + 0.1V 66 84 dB
over Temperature VS = ±5V, (V–) < VCM < (V+) 60 dB
VS = ±5V, (V–) – 0.1V < VCM < (V+) – 2V 70 90 dB
over Temperature VS = ±5V, (V–) < VCM < (V+) – 2V 70 dB
VS = ±1.75V, (V–) – 0.1V < VCM < (V+) + 0.1V 60 dB
INPUT BIAS CURRENT
Input Bias Current IB VS = ±6V, VCM = 0V ±1 ±10 pA
Input Offset Current IOS VS = ±6V, VCM = 0V ±0.5 ±10 pA
INPUT IMPEDANCE
Differential 4 • 109 || 4 Ω || pF
Common-Mode 5 • 1012 || 4 Ω || pF
NOISE
Input Voltage Noise, f = 0.1Hz to 10Hz VS = ±6V, VCM = 0V 11 µVp-p
Input Voltage Noise Density, f = 10kHz en VS = ±6V, VCM = 0V 30 nV/√Hz
Current Noise Density, f = 1kHz in VS = ±6V, VCM = 0V 2.5 fA/√Hz
OPEN-LOOP GAIN
Open-Loop Voltage Gain AOL RL = 100kΩ, (V–)+0.1V < VO < (V+)–0.1V 106 120 dB
over Temperature RL = 100kΩ, (V–)+0.125V < VO < (V+)–0.125V 100 dB
RL = 1k, (V–)+0.325V < VO < (V+)–0.325V 86 100 dB
over Temperature RL = 1k, (V–)+0.450 < VO < (V+)–0.450V 96 dB
OUTPUT
Voltage Output Swing from Rail RL = 100kΩ, AOL > 106dB 75 100 mV
over Temperature RL = 100kΩ, AOL > 100dB 100 125 mV
RL = 1kΩ, AOL > 86dB 300 325 mV
over Temperature RL = 1kΩ, AOL > 96dB 425 450 mV
Output Current IOUT |VS – VOUT| < 1V ±20 mA
Short-Circuit Current ISC ±30 mA
Capacitive Load Drive CLOAD See Typical Characteristics
FREQUENCY RESPONSE CL = 15pF
Gain-Bandwidth Product GBW G = +1 7 MHz
Slew Rate SR VS = ±6V, G = +1 10 V/µs
Settling Time, 0.1% tS VS = ±6V, 5V Step, G = +1 9 µs
0.01% VS = ±6V, 5V Step, G = +1 15 µs
Overload Recovery Time VIN • Gain = VS 200 ns
Total Harmonic Distortion + Noise THD+N VS = ±6V, VO = 1Vrms, G = +1, f = 6kHz 0.0008 %
POWER SUPPLY
Specified Voltage Range, Single Supply VS 3.5 12 V
Specified Voltage Range, Dual Supplies VS ±1.75 ±6 V
Quiescent Current (per amplifier) IQ IO = 0 1.1 1.5 mA
over Temperature 1.7 mA
TEMPERATURE RANGE
Specified Range –40 85 °C
Operating Range –55 125 °C
Storage Range –65 150 °C
Thermal Resistance θJA
SOT23-5 Surface-Mount 200 °C/W
MSOP-8 Surface-Mount 150 °C/W
TSSOP-14 Surface-Mount 100 °C/W
SO-8 Surface Mount 150 °C/W
SO-14 Surface Mount 100 °C/W
DIP-8 100 °C/W

OPA743 3
SBOS201
TYPICAL CHARACTERISTICS
At TA = +25°C, VS = ±6V, and RL = 10kΩ, unless otherwise noted.

GAIN AND PHASE vs FREQUENCY CMRR vs FREQUENCY

140 140 120

120 120
100
100 100
80

CMRR (dB)
80 80

Phase (º)
Gain (dB)

60 60 60

40 40
40
20 20 ((V–) – 100mV) ≤ VCM ≤ (V+) – 2V
20
0 0

–20 –20 0
10 100 1k 10k 100k 1M 10M 100M 10 100 1k 10k 100k 1M
Frequency (Hz) Frequency (Hz)

PSRR vs FREQUENCY MAXIMUM AMPLITUDE vs FREQUENCY

120 7
V+
100 6

V– 5
80
Amplitude (V)
PSRR (dB)

4
60 VS = ± 6V
3
40
2
20
1

0 0
10 100 1k 10k 100k 1M 10 100 1k 10k 100k 1M 10M
Frequency (Hz) Frequency (Hz)

INPUT CURRENT AND VOLTAGE SPECTRAL

CHANNEL SEPARATION vs FREQUENCY NOISE vs FREQUENCY
140 10k 10k

120
1k 1k
Channel Separation (dB)

Voltage Noise (nV/√Hz)

Current Noise (fA/√Hz)

100

80 100 100

60
10 10
40
1 1
20

0 0.1 0.1
10 100 1k 10k 100k 1M 10M 0.1 1 10 100 1k 10k 100k 1M
Frequency (Hz) Frequency (Hz)

4
OPA743
SBOS201
TYPICAL CHARACTERISTICS (Cont.)
At TA = +25°C, VS = ±6V, and RL = 10kΩ, unless otherwise noted.

INPUT BIAS CURRENT (IB) vs COMMON-MODE INPUT BIAS CURRENT (IB) vs COMMON-MODE
VOLTAGE (VCM) TEMPERATURE = 25ºC VOLTAGE (VCM) TEMPERATURE = 85°C
15 500
400
10
300
VS = ±5V VS = ±5V
200
5
100

IB (pA)
IB (pA)

0 0
–100
–5 –200
–300
–10
–400
–15 –500
–6 –5 –4 –3 –2 –1 0 1 2 3 4 5 6 –6 –5 –4 –3 –2 –1 0 1 2 3 4 5 6
VCM (V) VCM (V)

INPUT BIAS (IB) AND OFFSET (IOS) CURRENT

vs TEMPERATURE OPEN-LOOP GAIN vs TEMPERATURE
100k 140

10k 130
IB
RL = 100kΩ
1k
Bias Current (pA)

120
AOL (dB)

100
110
10
100
1.0
RL = 1kΩ
90
0.1
IOS
0.01 80
–50 –25 0 25 50 75 100 125 150 175 –100 –75 –50 –25 0 25 50 75 100 125 150 175
Temperature (°C) Temperature (°C)

PSRR vs TEMPERATURE CMRR vs TEMPERATURE

120 120
(V–) ≤ VCM ((V+) – 2V)
110 100

100 80
CMRR (dB)
PSRR (dB)

90 60
(V–) ≤ VCM ≤ V+
80 40

70 20

60 0
–100 –75 –50 –25 0 25 50 75 100 125 150 175 –100 –75 –50 –25 0 25 50 75 100 125 150 175
Temperature (°C) Temperature (°C)

OPA743 5
SBOS201
TYPICAL CHARACTERISTICS (Cont.)
At TA = +25°C, VS = ±6V, and RL = 10kΩ, unless otherwise noted.

QUIESCENT CURRENT vs TEMPERATURE QUIESCENT CURRENT vs SUPPLY VOLTAGE

2.0 2.0

1.5 1.5
IQ per Amplitude (mA)

IQ per Amplifier (mA)

1.0 1.0

0.5 0.5

0.0 0.0
–100 –75 –50 –25 0 25 50 75 100 125 150 175 2 3 4 5 6 7 8 9 10 11 12 13 14
Temperature (°C) Supply Voltage (V)

SHORT-CIRCUIT CURRENT vs TEMPERATURE SHORT-CIRCUIT CURRENT vs SUPPLY VOLTAGE

50 50

40 40
Short-Circuit Current (mA)

Short-Circuit Current (mA)

Sourcing

Sourcing
30 30

Sinking
20 20
Sinking

10 10

0 0
–100 –75 –50 –25 0 25 50 75 100 125 150 175 2 3 4 5 6 7 8 9 10 11 12 13 14
Temperature (°C) Supply Voltage

TOTAL HARMONIC DISTORTION PLUS NOISE

OUTPUT VOLTAGE SWING vs OUTPUT CURRENT (Gain = ±1 V/V, VOUT = 1.0Vrms, BW = 80kHz)
6 0.1
–55°C

4 25°C
THD Plus Noise (%)
Output Voltage (V)

2 0.01 RL = 1kΩ
125°C
0

125°C
–2 0.001

25°C
–4 RL = 10kΩ
–55°C
–6 0.0001
0 10 20 30 40 50 1 10 100 1k 10k 100k
Output Current (±mA) Frequency (Hz)

6
OPA743
SBOS201
TYPICAL CHARACTERISTICS (Cont.)
At TA = +25°C, VS = ±6V, and RL = 10kΩ, unless otherwise noted.

OVERSHOOT (%) vs CAPACITANCE

SETTLING TIME vs GAIN
100
25
G = –1
VOUT = 5Vp-p 90
80
20
70
Settling Time (µs)

0.01%

Overshoot (%)
60
15 G = +1
50
40
10
30
20 G = +5
5
0.1% 10
0
0
10 100 1k 10k
1 10 100
Load Capacitance Value (pF)
Noninverting Gain (V/V)

VOS PRODUCTION DISTRIBUTION VOS DRIFT PRODUCTION DISTRIBUTION

15 30

25

10 20
Frequency (%)

Frequency (%)

15

5 10

0 0
–7.0
–6.0
–5.0
–4.0
–3.0
–2.0
–1.0
0
1.0
2.0
3.0
4.0
5.0
6.0
7.0
8.0

–50

–40

–30

–20

–10

10

20

30

40

50

60
Voltage Offset (mV) Voltage Offset Drift (µV/°C)

SMALL SIGNAL STEP RESPONSE SMALL SIGNAL STEP RESPONSE

(G = +1V/V, RL = 10kΩ, CL = 15pF) (G = –1V/V, RF = 100kΩ, CF = 1pF, RL = 10kΩ, CL = 15pF)
10mV/div

10mV/div

100ns/div 1µs/div
NOTE: CF is used to optimize settling time.

OPA743 7
SBOS201
TYPICAL CHARACTERISTICS (Cont.)
At TA = +25°C, VS = ±6V, and RL = 10kΩ, unless otherwise noted.

LARGE SIGNAL STEP RESPONSE LARGE SIGNAL STEP RESPONSE

(G = +1V/V, RL = 10kΩ, CL = 15pF) (G = –1V/V, RL = 10kΩ, CL = 15pF)

2V/div
2V/div

1µs/div 1µs/div

8
OPA743
SBOS201
APPLICATIONS INFORMATION
OPA743 series op amps can operate on 1.1mA quiescent
current from a single (or split) supply in the range of 3.5V +V
to 12V (±1.75V to ±6V), making them highly versatile and IOVERLOAD
easy to use. The OPA743 is unity-gain stable and offers 10mA max
OPA743 VOUT
7MHz bandwidth and 10V/µs slew rate.
VIN
Rail-to-rail input and output swing helps maintain dynamic R
range, especially in low supply applications. Figure 1 shows V–

the input and output waveforms for the OPA743 in unity-

gain configuration. On a ±6V supply with a 100kΩ load
connected to VS /2. The output is tested to swing within FIGURE 2. Input Current Protection for Voltages Exceeding
100mV to the rail. the Supply Voltage.
Power-supply pins should be bypassed with 1000pF ceramic
capacitors in parallel with 1µF tantalum capacitors. INPUT VOLTAGE
Device inputs are protected by ESD diodes that will conduct if
the input voltages exceed the power supplies by more than
8
Input G = +1, VS ± 6V approximately 300mV. Momentary voltages greater than 300mV
6 beyond the power supply can be tolerated if the current is limited
4 to 10mA. This is easily accomplished with an input resistor, in
series with the op amp input as shown in Figure 2. Many input
2
signals are inherently current-limited to less than 10mA; there-
2V/div

0 fore, a limiting resistor is not always required. The OPA743

–2 features no phase inversion when the inputs extend beyond
supplies if the input current is limited, as seen in Figure 3.
–4

–6
Output (Inverted on osciloscope)
–8
20µs/div
VS = ±6V, VIN = 13Vp-p, G = +1
FIGURE 1. Rail-to-Rail Input and Output.

OPERATING VOLTAGE
OPA743 series op amps are fully specified and guaranteed
2V/div

from 3.5V to 12V over a temperature range of –40ºC to

+85ºC. Parameters that vary significantly with operating
voltages or temperature are shown in the Typical Character-
istics.

RAIL-TO-RAIL INPUT 20µs/div

The input common-mode voltage range of the OPA743 series
extends 100mV beyond the supply rails at room temperature. FIGURE 3. OPA743—No Phase Inversion with Inputs
This is achieved with a complementary input stage—an N- Greater than the Power-Supply Voltage.
channel input differential pair in parallel with a P-channel
differential pair. The N-channel pair is active for input volt-
RAIL-TO-RAIL OUTPUT
ages close to the positive rail, typically (V+) – 2.0V to 100mV
A class AB output stage with common-source transistors is
above the positive supply, while the P-channel pair is on for
used to achieve rail-to-rail output. This output stage is
inputs from 100mV below the negative supply to approxi-
capable of driving 1kΩ loads connected to any point be-
mately (V+) – 1.5V. There is a small transition region,
tween V+ and V–. For light resistive loads (> 100kΩ), the
typically (V+) – 2.0V to (V+) – 1.5V, in which both pairs are
output voltage can swing to 100mV from the supply rail.
on. This 500mV transition region can vary ±100mV with
With 1kΩ resistive loads, the output can swing to within
process variation. Thus, the transition region (both stages on)
325mV from the supply rails while maintaining high open-
can range from (V+) – 2.1V to (V+) – 1.4V on the low end,
loop gain (see the typical performance curve “Output Volt-
up to (V+) – 1.9V to (V+) – 1.6V on the high end. Most rail-
age Swing vs Output Current”).
to-rail op amps on the market use this two input stage
approach, and exhibit a transition region where CMRR, offset
voltage, and THD may vary compared to operation outside
this region.

OPA743 9
SBOS201
CAPACITIVE LOAD AND STABILITY Figure 5 shows the OPA743 in a dual supply buffered
The OPA743 series op amps can drive up to 1000pF pure reference configuration for the DAC7644.
capacitive load. Increasing the gain enhances the amplifier’s
ability to drive greater capacitive loads (see the typical REFERENCE BUFFER FOR LCD SOURCE DRIVERS
performance curve “Small Signal Overshoot vs Capacitive
Load”). In modern high resolution TFT LCD displays, gamma cor-
rection must be performed to correct for nonlinearities in the
One method of improving capacitive load drive in the unity- glass transmission characteristics of the LCD panel. The
gain configuration is to insert a 10Ω to 20Ω resistor inside typical LCD source driver for 64 Bits of Grayscale uses
the feedback loop, as shown in Figure 4. This reduces internal DAC to convert the 6-Bit data into analog voltages
ringing with large capacitive loads while maintaining DC applied to the LCD. These DAC typically require external
accuracy. voltage references for proper operation. Normally these ex-
ternal reference voltages are generated using a simple resis-
tive ladder, like the one shown in Figure 6.
Typical laptop or desktop LCD panels require 6 to 8 of the
source driver circuits in parallel to drive all columns of the
RS
20Ω panel. Although the resistive load of one internal string DAC
OPA743 VOUT is only around 10kΩ, 6 to 8 in parallel represent a very
VIN substantial load. The power supply used for the LCD source
CL RL
drivers for laptops is typically in the order of 10V. To
maximize the dynamic range of the DAC, rail-to-rail output
performance is required for the upper and lower buffer. The
OPA4743’s ability to operate on 12V supplies, to drive
heavy resistive loads (as low as 1kΩ), and to swing to within
FIGURE 4. Series Resistor in Unity-Gain Buffer Configura-
325mV of the supply rails, makes it very well suited as a
tion Improves Capacitive Load Drive.
buffer for the reference voltage inputs of LCD source drivers.
During conversion, the DAC’s internal switches create cur-
APPLICATION CIRCUITS rent glitches on the output of the reference buffer. The
The OPA743 series op amps are optimized for driving capacitor CL (typically 100nF) functions as a charge reser-
medium-speed sampling data converters. The OPA743 op voir that provides/absorbs most of the glitch energy. The
amps buffer the converter’s input capacitance and resulting series resistor RS isolates the outputs of the OPA4743 from
charge injection while providing signal gain. the heavy capacitive load and helps to improve settling time.

NC 48

NC 47
DAC7644
NC 46

NC 45
+V
VOUTA Sense 44
V–
VOUTA 43 VOUT

VREFL AB Sense 42 –2.5V Negative

Ref
1/2 Reference
VREFL AB 41 OPA2743
500pF
VREFH AB 40

VREFH AB Sense 39 V+
500pF 1/2
VOUTB Sense 38 OPA2743
+2.5V Positive
Ref
VOUTB 37 VOUT Reference

–V

FIGURE 5. OPA743 as Dual Supply Configuration-Buffered References for the DAC7644.

10
OPA743
SBOS201
 VCC
GMA1
RS
1/4 20Ω
GMA2
OPA4743
CL
100nF
GMA3

GMA4
RS
20Ω
1/4
OPA4743 GMA5
CL
100nF

GMA6
RS
20Ω
1/4 GMA7
OPA4743
CL
100nF
GMA8

GMA9
RS
20Ω
1/4
OPA4743 GMA10
CL
100nF LCD Source Driver

NOTE: The actual values of RS and CL are application specific and may not be needed.

FIGURE 6. OPA743 Configured as a Reference Buffer for an LCD Display.

OPA743 11
SBOS201
 PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

OPA2743EA/250 ACTIVE VSSOP DGK 8 250 RoHS & Green Call TI | NIPDAUAG Level-2-260C-1 YEAR -40 to 85 E43 Samples

OPA2743EA/2K5 ACTIVE VSSOP DGK 8 2500 RoHS & Green Call TI | NIPDAUAG Level-2-260C-1 YEAR -40 to 85 E43 Samples

OPA2743UA ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
2743UA
OPA2743UA/2K5 ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
2743UA
OPA4743EA/250 ACTIVE TSSOP PW 14 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
4743EA
OPA4743UA ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 OPA4743UA Samples

OPA4743UA/2K5 ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 OPA4743UA Samples

OPA743NA/250 ACTIVE SOT-23 DBV 5 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 D43 Samples

OPA743NA/250G4 ACTIVE SOT-23 DBV 5 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 D43 Samples

OPA743NA/3K ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 D43 Samples

OPA743NA/3KG4 ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 D43 Samples

OPA743UA ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
743UA
OPA743UAG4 ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 OPA Samples
743UA

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION

REEL DIMENSIONS TAPE DIMENSIONS

K0 P1

B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1 Q2 Q1 Q2

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
OPA2743UA/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
OPA4743EA/250 TSSOP PW 14 250 180.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1
OPA4743UA/2K5 SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
OPA743NA/250 SOT-23 DBV 5 250 178.0 9.0 3.3 3.2 1.4 4.0 8.0 Q3
OPA743NA/3K SOT-23 DBV 5 3000 178.0 9.0 3.3 3.2 1.4 4.0 8.0 Q3

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL BOX DIMENSIONS

Width (mm)
H
W

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
OPA2743UA/2K5 SOIC D 8 2500 356.0 356.0 35.0
OPA4743EA/250 TSSOP PW 14 250 210.0 185.0 35.0
OPA4743UA/2K5 SOIC D 14 2500 356.0 356.0 35.0
OPA743NA/250 SOT-23 DBV 5 250 180.0 180.0 18.0
OPA743NA/3K SOT-23 DBV 5 3000 180.0 180.0 18.0

Pack Materials-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE

T - Tube
height L - Tube length

W - Tube
width

B - Alignment groove width

*All dimensions are nominal

Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
OPA2743UA D SOIC 8 75 506.6 8 3940 4.32
OPA4743UA D SOIC 14 50 506.6 8 3940 4.32
OPA743UA D SOIC 8 75 506.6 8 3940 4.32
OPA743UAG4 D SOIC 8 75 506.6 8 3940 4.32

Pack Materials-Page 3
 IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated